

**Legacy Device:** Philips/Signetics S8X305

### FEATURES


- Fetch, Decode, and Execute a 16-bit Instruction in a minimum of 200ns (one machine cycle)
- Bit-oriented instruction set (addressable single- or multiple-bit subfields)
- Separate buses for instruction, instruction Address and 3-State I/O
- Thirteen 8-bit general-purpose working registers
- Source/destination architecture
- Bipolar low-power Schottky technology/TTL inputs and outputs
- On-chip oscillator and timing generation
- Single +5V supply
- Multiple package options

### PRODUCT DESCRIPTION

The Signetics 8X305 Microcontroller (Figure 1) is a high-speed bipolar microprocessor implemented with low-power Schottky technology. In a single chip, the 8X305 combines speed, flexibility, and a bit-oriented instruction set. These features and other basic characteristics of the chip combine to provide cost-effective solutions for a broad range of applications. The 8X305 is particularly useful in systems that require high-speed bit manipulations — sophisticated controllers, data communications, very fast interface control, and other applications of a similar nature.

The 8X305 can fetch, decode, and execute a 16-bit instruction word in a minimum of 200ns. Within one instruction cycle, the 8-bit data-processing path can be programmed to rotate, mask, shift, and/or merge single or multiple bit subfields and, in addition, perform an ALU operation; in the same instruction, an external data field can be input, processed, and output to a specified destination — likewise, single or multiple bit data fields can be internally moved from a given source to a given destination. To summarize, fixed or variable-length data fields can be fetched, processed, operated on by the ALU, and moved to a different location — all in a timeframe of 200ns. To interface with I/O and program memory, the 8X305 uses a 13-bit instruction bus, an 8-bit bidirectional multiplexed I/O data/address bus and a 5-bit I/O control bus.

A wide selection of I/O devices, interface chips, and special-purpose parts are available for systems use. In most applications, the more powerful 8X305 is functionally interchangeable with its predecessor — the 8X300.



## ABSOLUTE MAXIMUM RATINGS

| PARAMETER        | DESCRIPTION                     | RATING      | UNIT |
|------------------|---------------------------------|-------------|------|
| V <sub>CC</sub>  | Supply voltage                  | +7.0        | V    |
| X1, X2           | Crystal input voltage           | 2.0         | V    |
| All other pins   | Logic input pins V <sub>I</sub> | 5.5         | V    |
| T <sub>STG</sub> | Storage temperature range       | -65 to +150 | °C   |

DC ELECTRICAL CHARACTERISTICS 4.5V ≤ V<sub>CC</sub> ≤ 5.5V, -55°C ≤ T<sub>C</sub> ≤ +125°C unless otherwise noted.

| SYMBOL           | PARAMETER                    | TEST CONDITIONS                                                                                    | LIMITS     |                   |                            | UNIT     | COMMENTS                                                                 |
|------------------|------------------------------|----------------------------------------------------------------------------------------------------|------------|-------------------|----------------------------|----------|--------------------------------------------------------------------------|
|                  |                              |                                                                                                    | Min        | Typ               | Max                        |          |                                                                          |
| V <sub>CC</sub>  | Supply voltage               |                                                                                                    | 4.75       | 5.0               | 5.5                        | V        |                                                                          |
| V <sub>IH</sub>  | High level input voltage     |                                                                                                    | 0.6<br>2.0 |                   | 2.0                        | V        | X1 and X2<br>All other pins                                              |
| V <sub>IL</sub>  | Low level input voltage      |                                                                                                    |            |                   | 0.4<br>0.8                 | V        | X1 and X2<br>All other pins                                              |
| V <sub>OH</sub>  | High level output voltage    | V <sub>CC</sub> = MIN; I <sub>OH</sub> = -3mA                                                      | 2.4        |                   |                            | V        |                                                                          |
| V <sub>OL</sub>  | Low level output voltage     | V <sub>CC</sub> = MIN; I <sub>OL</sub> = 6mA<br>V <sub>CC</sub> = MIN; I <sub>OL</sub> = 16mA      |            |                   | 0.55<br>0.55               | V        | A <sub>0</sub> through A <sub>12</sub><br>All other outputs              |
| V <sub>CR</sub>  | Regulator voltage            | V <sub>CC</sub> = 5V                                                                               |            | 3.5<br>3.1<br>2.6 |                            | V        | T <sub>A</sub> = -55°C<br>T <sub>A</sub> = 0°C<br>T <sub>C</sub> = 125°C |
| V <sub>IK</sub>  | Input clamp voltage          | V <sub>CC</sub> = MIN; I <sub>I</sub> = -10mA                                                      |            |                   | -1.5                       | V        | Crystal inputs X1 and X2<br>do not have internal clamp<br>diodes.        |
| I <sub>IH</sub>  | High level input current     | V <sub>CC</sub> = MAX V <sub>IH</sub> = 0.6V<br>V <sub>IH</sub> = 4.5V                             |            |                   | 4.0<br>50                  | mA<br>μA | X1 and X2<br>All other pins                                              |
| I <sub>IL</sub>  | Low-level input current      | V <sub>CC</sub> = MAX; V <sub>IL</sub> = 0.4V                                                      |            |                   | -3<br>-0.3<br>-1.6<br>-0.4 | mA       | X1 and X2<br>IV0 - IV7<br>I0 - I15<br>HALT and RESET                     |
| I <sub>OS</sub>  | Short circuit output current | V <sub>CC</sub> = MAX; (Note: At any time, no more than one output should be connected to ground.) | -30        |                   | -140                       | mA       | All output pins                                                          |
| I <sub>CC</sub>  | Supply current               | V <sub>CC</sub> = MAX                                                                              |            |                   | 175<br>205                 | mA       | T <sub>C</sub> = 125°C<br>T <sub>A</sub> = -55°C                         |
| I <sub>REG</sub> | Regulator control            | V <sub>CC</sub> = 5.0V                                                                             | -10        |                   | -25                        | mA       | Max available base drive for<br>series-pass transistor                   |
| I <sub>CR</sub>  | Regulator current            | V <sub>CC</sub> = MAX                                                                              |            |                   | 180<br>260                 | mA       | T <sub>C</sub> = 125°C<br>T <sub>A</sub> = -55°C                         |


## NOTES:

1. Operating temperature ranges are guaranteed after thermal equilibrium has been reached.
2. All voltages measured with respect to ground terminal.

**AC ELECTRICAL CHARACTERISTICS** CONDITIONS:  $4.5V \leq V_{CC} \leq 5.5V$ ;  $-55^{\circ}C \leq T_C \leq 125^{\circ}C$   
 LOADING: (See test circuits)

| SYMBOL     | PARAMETER (NOTE 1)                                                                                   | LIMITS (INSTRUCTION<br>CYCLE TIME = 200ns) |     |     | LIMITS (INSTRUCTION<br>CYCLE TIME > 200ns) |     |                             | UN-<br>ITS | COMMENTS           |
|------------|------------------------------------------------------------------------------------------------------|--------------------------------------------|-----|-----|--------------------------------------------|-----|-----------------------------|------------|--------------------|
|            |                                                                                                      | Min                                        | Typ | Max | Min                                        | Typ | Max                         |            |                    |
| $T_{PC}$   | Processor cycle time                                                                                 | 200                                        |     |     | 200                                        |     |                             | ns         |                    |
| $T_{CP}$   | X1 clock period                                                                                      | 100                                        |     |     | 100                                        |     |                             | ns         |                    |
| $T_{CH}$   | X1 clock high time                                                                                   | 50                                         |     |     | 50                                         |     |                             | ns         |                    |
| $T_{CL}$   | X1 clock low time                                                                                    | 50                                         |     |     | 50                                         |     |                             | ns         |                    |
| $T_{MCL}$  | MCLK low delay                                                                                       | 15                                         |     | 40  | 15                                         |     | 40                          | ns         |                    |
| $T_W$      | MCLK pulse width                                                                                     | 30                                         |     | 60  | $T_{4Q} - 10$                              |     | $T_{4Q} + 10$               | ns         | Note 2             |
| $T_{MODE}$ | Output driver turn on time<br>MCLK falling edge                                                      | 125                                        |     | 148 | $T_{1Q} +$<br>$T_{2Q} + 25$                |     | $T_{1Q} +$<br>$T_{2Q} + 45$ | ns         | Note 9             |
| $T_{DI}$   | Output driver turn-on time<br>(SC/WC rising edge)                                                    | 20                                         |     |     | 20                                         |     |                             | ns         | Note 10            |
| $T_{DD}$   | Input data to output data                                                                            | 75                                         |     | 105 | 75                                         |     | 105                         | ns         |                    |
| $T_{MHS}$  | MCLK falling edge to $\overline{HALT}$<br>falling edge                                               |                                            |     | 30  |                                            |     | $T_{1Q} - 20$               | ns         | Note 2             |
| $T_{MHH}$  | $\overline{HALT}$ hold time<br>(MCLK falling edge)                                                   | 65                                         |     |     | $T_{1Q} + 15$                              |     |                             | ns         | Note 2             |
| $T_{ACC}$  | Program storage access time                                                                          |                                            |     | 60  |                                            |     |                             | ns         | Note 12            |
| $T_{IO}$   | I/O port output enable time<br>( $\overline{LR}/\overline{RB}$ to valide $\overline{IV}$ data input) |                                            |     | 20  |                                            |     |                             | ns         |                    |
| $T_{MAS}$  | MCLK falling edge to address<br>stable                                                               |                                            |     | 140 |                                            |     | $T_{1Q} +$<br>$T_{2Q} + 40$ | ns         | Notes 2, 3, &<br>4 |
| $T_{IA}$   | Instruction to address                                                                               |                                            |     | 140 |                                            |     | $T_{2Q} + 90$               | ns         | Notes 2, 3 & 5     |
| $T_{IVA}$  | Input data to address                                                                                |                                            |     | 95  |                                            |     | 85                          | ns         | Notes 3 & 6        |
| $T_{MIS}$  | MCLK falling edge to<br>instruction stable                                                           |                                            |     | 25  |                                            |     | $T_{1Q} - 20$               | ns         | Notes 2 & 10       |
| $T_{MIH}$  | Instruction hold time<br>(MCLK falling edge)                                                         | 55                                         |     |     | $T_{1Q} + 5$                               |     |                             | ns         | Notes 2 & 8        |
| $T_{MWH}$  | MCLK falling edge to SC/WC<br>rising edge                                                            | 100                                        |     | 128 | $T_{1Q} +$<br>$T_{2Q} + 5$                 |     | $T_{1Q} +$<br>$T_{2Q} + 25$ | ns         | Notes 2 & 11       |
| $T_{MWL}$  | MCLK falling edge to SC/WC<br>falling edge                                                           | 0                                          |     | 15  | 0                                          |     | 15                          | ns         |                    |
| $T_{MIBS}$ | MCLK falling edge to $\overline{LB}/\overline{RB}$<br>(Input phase)                                  | 8                                          |     | 25  | 8                                          |     | 25                          | ns         |                    |
| $T_{IIBS}$ | Instruction to $\overline{LB}/\overline{RB}$<br>(Input phase)                                        |                                            |     | 25  |                                            |     | 25                          | ns         |                    |
| $T_{MOBS}$ | MCLK falling edge to $\overline{LB}/\overline{RB}$<br>(Output phase)                                 | 115                                        |     | 145 | $T_{1Q} +$<br>$T_{2Q} + 15$                |     | $T_{1Q} +$<br>$T_{2Q} + 45$ | ns         | Note 2             |
| $T_{MIDS}$ | MCLK falling edge to input<br>data stable                                                            |                                            |     | 55  |                                            |     | $T_{1Q} +$<br>$T_{2Q} - 45$ | ns         | Note 2             |
| $T_{MIDH}$ | Input data hold time<br>(MCLK falling edge)                                                          | 115                                        |     |     | $T_{1Q} +$<br>$T_{2Q} + 15$                |     |                             | ns         | Notes 2 & 11       |

PIN CONFIGURATIONS (Continued)



PIN DESCRIPTION

| FLATPACK   | LLCC         | DIP        | IDENTIFIER                       | FUNCTION                                                                                                                                                           |
|------------|--------------|------------|----------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PIN NO.    | PIN NO.      | PIN NO.    |                                  |                                                                                                                                                                    |
| 1          | 1, 68        | 1          | VCR                              | Regulated voltage input from series-pass transistor (2N5320 or equivalent).                                                                                        |
| 2-9, 47-51 | 4-11, 62-66  | 2-9, 45-49 | A <sub>0</sub> - A <sub>12</sub> | <b>Program Address Lines:</b> These active-high outputs permit direct addressing of up to 8192 words of program storage; A <sub>12</sub> is least significant bit. |
| 10-11      | 12, 13       | 10, 11     | X1, X2                           | Timing generator connections for a capacitor, a series resonant crystal, or an external clock source with complementary outputs.                                   |
| 12         | 2,3, 14-16   | 12         | GND                              | Ground.                                                                                                                                                            |
| 13-28      | 17-23, 28-36 | 13-28      | I <sub>0</sub> - I <sub>15</sub> | <b>Instruction Lines:</b> These active-high input lines receive 16-bit instructions from program storage; I <sub>15</sub> is least significant bit.                |
| 29         | 37           | 29         | SC                               | <b>Select Command:</b> When high (binary 1), an address is being output on pins IV <sub>0</sub> through IV <sub>7</sub> .                                          |
| 31         | 38           | 30         | WC                               | <b>Write Command:</b> When high (binary 1), data is being output on pins IV <sub>0</sub> through IV <sub>7</sub> .                                                 |

## PIN DESCRIPTION (Continued)

| FLATPACK        | LLCC                       | DIP             | IDENTIFIER                        | FUNCTION                                                                                                                                                                                                                                                                                                                                                                                   |
|-----------------|----------------------------|-----------------|-----------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PIN NO.         | PIN NO.                    | PIN NO.         |                                   |                                                                                                                                                                                                                                                                                                                                                                                            |
| 31              | 39                         | 31              | $\overline{LB}$                   | <b>Left Bank Control:</b> When low (binary 0), devices connected to the Left Bank are accessed. (Note. Typically, the $\overline{LB}$ signal is tied to the $\overline{ME}$ input pin of I/O peripherals).                                                                                                                                                                                 |
| 32              | 45                         | 32              | $\overline{RB}$                   | <b>Right Bank Control:</b> When low (binary 0), devices connected to the Right Bank are accessed. (Note. Typically, the $\overline{RB}$ signal is tied to the $\overline{ME}$ input pin of I/O peripherals).                                                                                                                                                                               |
| 35-38,<br>40-43 | 46-49,<br>55-58            | 33-36,<br>38-41 | $\overline{IV0} - \overline{IV7}$ | <b>Interface Vector</b> (Input/Output Bus) — these bidirectional active-low three-state lines communicate data and/or addresses to I/O devices and memory locations. A low voltage level equals a binary "1"; $\overline{IV7}$ is Least Significant Bit.                                                                                                                                   |
| 39              | 50-52                      | 37              | $V_{CC}$                          | +5V power supply.                                                                                                                                                                                                                                                                                                                                                                          |
| 44              | 59                         | 42              | MCLK                              | <b>Master Clock:</b> This active-high output signal is used for clocking I/O devices and/or synchronization of external logic.                                                                                                                                                                                                                                                             |
| 45              | 60                         | 43              | RESET                             | When RESET input is low (binary 0), the 8X305 is initialized — sets Program Counter/Address Register to zero and inhibits MCLK. For the period of time RESET is low, the Left Bank/Right Bank ( $\overline{LB}/\overline{RB}$ ) signals are forced high asynchronously.                                                                                                                    |
| 46              | 61                         | 44              | HALT                              | When HALT input is low (binary 0), internal operation of the 8X305 stops at the start of next instruction; MCLK is not inhibited nor is any internal register affected; however, both the Left Bank/Right Bank ( $\overline{LB}/\overline{RB}$ ) signals are synchronously driven high during the first quarter of the instruction cycle time and remain high during the time HALT is low. |
| 52              | 67                         | 50              | VR                                | Internally-generated reference output voltage for external series-pass regulator transistor.                                                                                                                                                                                                                                                                                               |
| 33, 34          | 24-27,<br>40-44,<br>53, 54 | —               | No<br>Connect                     |                                                                                                                                                                                                                                                                                                                                                                                            |




Figure 1. Architecture and Pin Designations for 8X305 Microcontroller

Lansdale Semiconductor reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Lansdale does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. "Typical" parameters which may be provided in Lansdale data sheets and/or specifications can vary in different applications, and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by the customer's technical experts. Lansdale Semiconductor is a registered trademark of Lansdale Semiconductor, Inc.