Low Vcesat PNP Epitaxial Planar Transistor

BTA1952J3


BV_{CEO}	-100V
I_C	-5A
R_{CESAT}	150mΩ

Features

- Low V_{CE}(sat), V_{CE}(sat)=-0.3 V (typical), at I_C / I_B = -2A / -0.2A
- Excellent DC current gain characteristics
- Wide SOA
- Complementary to BTC5103J3
- RoHS compliant package

Symbol


BTA1952J3



B：Base
C：Collector
E：Emitter

Outline

TO-252



B C E

Absolute Maximum Ratings (Ta=25°C)

Parameter	Symbol	Limits	Unit
Collector-Base Voltage	V_{CBO}	-100	V
Collector-Emitter Voltage	V_{CEO}	-80	V
Emitter-Base Voltage	V_{EBO}	-5	V
Collector Current	$I_{C(DC)}$	-5	A
	$I_{C(Pulse)}$	-10 *1	
Power Dissipation	Pd(T_A=25℃)	1	W
	Pd(T_C=25℃)	10	
Junction Temperature	Tj	150	°C
Storage Temperature	Tstg	-55~+150	°C

Note : *1. Single Pulse Pw=10ms

Characteristics (Ta=25°C)

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
BV_{CBO}	-100	-	-	V	I_C=-50μA, I_E=0
BV_{CEO}	-80	-	-	V	I_C=-1mA, I_B=0
BV_{EBO}	-5	-	-	V	I_E=-50μA, I_C=0
I_{CBO}	-	-	-10	μA	V_{CB}=-100V, I_E=0
I_{EBO}	-	-	-10	μA	V_{EB}=-5V, I_C=0
*$V_{CE(sat)}$	-	-0.3	-1.0	V	I_C=-2A, I_B=-0.2A
*$V_{BE(sat)}$	-	-	-1.5	V	I_C=-2A, I_B=-0.2A
*h_{FE} 1	100	-	-	-	V_{CE}=-3V, I_C=-0.5A
*h_{FE} 2	120	-	390	-	V_{CE}=-2V, I_C=-1A
f_T	-	120	-	MHz	V_{CE}=-5V, I_C=-500mA, f=30MHz

*Pulse Test : Pulse Width ≤380μs, Duty Cycle≤2%

Classification of h_{FE} 2


Rank	Q	R
Range	120~270	180~390

Ordering Information


Device	Package	Shipping	Marking
BTA1952J3	TO-252 (RoHS-compliant)	2500 pcs / tape & reel	A1952

Characteristic Curves


Current Gain vs Collector Current




Saturation Voltage vs Collector Current




On Voltage vs Collector Current




Power Derating Curve




Power Derating Curve



Reel Dimension



Carrier Tape Dimension




Notes:
1. 10 sprocket hole pitch cumulative tolerace ±0.2.
2. Camber not to exceed 1mm in 100mm.
3. Material: Conductive Black Advantek Polystyrene.
4. Ao & Bo measured on a plane 0.3mm above the bottom of the pocket.
5. Ko measured from a plane on the inside bottom of the pocket to the top surface of the carrier.
6. Pocket position relative to sprocket hole measured as true position of pocket, not pocket hole.

Unit : millimeter

Recommended wave soldering condition


Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds

Recommended temperature profile for IR reflow




Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (Tsmax to Tp)	3°C/second max.	3°C/second max.
Preheat −Temperature Min(T_S min) −Temperature Max(T_S max) −Time($t_{s\ min}$ to $t_{s\ max}$)	 100°C 150°C 60-120 seconds	 150°C 200°C 60-180 seconds
Time maintained above: −Temperature (T_L) − Time (t_L)	 183°C 60-150 seconds	 217°C 60-150 seconds
Peak Temperature(T_P)	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(tp)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.

TO-252 Dimension



Marking:



Style: Pin 1.Base 2.Collector 3.Emitter

3-Lead TO-252 Plastic Surface Mount Package
CYStek Package Code: J3

*: Typical

DIM	Inches		Millimeters		DIM	Inches		Millimeters	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.0177	0.0217	0.45	0.55	G	0.0866	0.1102	2.20	2.80
B	0.0650	0.0768	1.65	1.95	H	-	*0.0906	-	*2.30
C	0.0354	0.0591	0.90	1.50	I	-	0.0449	-	1.14
D	0.0177	0.0236	0.45	0.60	J	-	0.0346	-	0.88
E	0.2441	0.2677	6.20	6.80	K	0.2047	0.2165	5.20	5.50
F	0.2125	0.2283	5.40	5.80	L	0.0551	0.0630	1.40	1.60

Notes: 1.Controlling dimension: millimeters.
2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.
3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

Material:

- Lead: KFC; pure tin plated
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0

Important Notice:

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek ***semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.***
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.