VN5E050J-E


Single channel high side driver for automotive applications

Features

Max supply voltage	V_{CC}	41V
Operating voltage range	V_{CC}	4.5 to 28V
Max on-state resistance (per ch.)	R_{ON}	50 mΩ
Current limitation (typ)	I_{LIMH}	27A
Off state supply current	I_S	2 µA(1)

1. Typical value with all loads connected.

- General
  - Inrush current active management by power limitation
  - Very low stand-by current
  - 3.0V CMOS compatible inputs
  - Optimized electromagnetic emissions
  - Very low electromagnetic susceptibility
  - In compliance with the 2002/95/EC european directive
- Diagnostic functions
  - Open Drain status output
  - On-state open load detection
  - Off-state open load detection
  - Output short to V_{CC} detection
  - Overload and short to ground (power limitation) indication
  - Thermal shutdown indication
- Protections
  - Undervoltage shutdown
  - Overvoltage clamp
  - Load current limitation
  - Self-limiting of fast thermal transients
  - Protection against loss of ground and loss of V_{CC}
  - Over-temperature shutdown with autorestart (thermal shutdown)
  - Reverse battery protected (a)
  - Electrostatic discharge protection



PowerSSO-12

Application

- All types of resistive, inductive and capacitive loads.

Description

The VN5E050J-E is a single channel high-side driver manufactured in the ST proprietary VIPower M0-5 technology and housed in the tiny PowerSSO-12 package.

The VN5E050J-E is designed to drive automotive grounded loads delivering protection, diagnostics and easy 3V and 5V CMOS-compatible interface with any microcontroller.

The device integrates advanced protective functions such as load current limitation, inrush and overload active management by power limitation, over-temperature shut-off with auto-restart and over-voltage active clamp.

A dedicated active low digital status pin is associated with every output channel in order to provide *Enhanced* diagnostic functions including fast detection of overload and short-circuit to ground, over-temperature indication, short-circuit to V_{CC} diagnosis and ON & OFF state open-load detection.

The diagnostic feedback of the whole device can be disabled by pulling the STAT_DIS pin up, thus allowing wired-ORing with other similar devices.

a. See *Application schematic*.

Contents

1 Block diagram and pin configuration 5

2 Electrical specifications 7

2.1 Absolute maximum ratings 7

2.2 Thermal data 8

2.3 Electrical characteristics 9

2.4 Waveforms 15

2.5 Electrical characteristics curves 19

3 Application information 22

3.1 GND protection network against reverse battery 22

3.1.1 Solution 1: resistor in the ground line (RGND only) 22

3.1.2 Solution 2: diode (DGND) in the ground line 23

3.2 Load dump protection 23

3.3 MCU I/Os protection 23

3.4 Open load detection in Off state 24

3.5 Maximum demagnetization energy (VCC = 13.5V) 25

4 Package and PCB thermal data 26

4.1 PowerSSO-12 thermal data 26

5 Package and packing information 29

5.1 ECOPACK® packages 29

5.2 Package mechanical data 29

5.3 Packing information 31

6 Order codes 32

7 Revision history 33

List of tables

Table 1. Pin function . . . 5
Table 2. Suggested connections for unused and not connected pins . . . 6
Table 3. Absolute maximum ratings . . . 7
Table 4. Thermal data . . . 8
Table 5. Power section . . . 9
Table 6. Switching (VCC = 13V; Tj = 25°C) . . . 9
Table 7. Status pin (VSD=0V) . . . 10
Table 8. Protections . . . 10
Table 9. Openload detection (8V<V_{CC}<18V) . . . 11
Table 10. Logic input . . . 11
Table 11. Truth table . . . 13
Table 12. Electrical transient requirements . . . 14
Table 13. Thermal parameter . . . 28
Table 14. PowerSSO-12 mechanical data . . . 30
Table 15. Device summary . . . 32
Table 16. Document revision history . . . 33

List of figures

Figure 1. Block diagram . . . 5
Figure 2. Configuration diagram (top view) . . . 6
Figure 3. Current and voltage conventions . . . 7
Figure 4. Status timings . . . 12
Figure 5. Output voltage drop limitation . . . 12
Figure 6. Switching characteristics . . . 13
Figure 7. Normal operation . . . 15
Figure 8. Undervoltage shutdown . . . 15
Figure 9. Overload or Short to GND . . . 16
Figure 10. Intermittent Overload . . . 16
Figure 11. Open Load with external pull-up . . . 17
Figure 12. Open Load without external pull-up . . . 17
Figure 13. Short to V_{CC} . . . 18
Figure 14. T_J evolution in Overload or Short to GND . . . 18
Figure 15. Off state output current . . . 19
Figure 16. High level input current . . . 19
Figure 17. Input clamp voltage . . . 19
Figure 18. Input high level . . . 19
Figure 19. Input low level . . . 19
Figure 20. Low level STAT_DIS current . . . 19
Figure 21. On state resistance vs T_{case} . . . 20
Figure 22. High level STAT_DIS current . . . 20
Figure 23. On state resistance vs V_{CC} . . . 20
Figure 24. Low level input current . . . 20
Figure 25. I_{LIM} vs T_{case} . . . 20
Figure 26. Turn-On voltage slope . . . 20
Figure 27. Undervoltage shutdown . . . 21
Figure 28. Turn-Off voltage slope . . . 21
Figure 29. STAT_DIS clamp voltage . . . 21
Figure 30. High level STAT_DIS voltage . . . 21
Figure 31. Low level STAT_DIS voltage . . . 21
Figure 32. Application schematic . . . 22
Figure 33. Open load detection in Off state . . . 24
Figure 34. Maximum turn-Off current versus inductance . . . 25
Figure 35. PowerSSO-12 PC board . . . 26
Figure 36. Rthj-amb Vs. PCB copper area in open box free air condition . . . 26
Figure 37. PowerSSO-12 thermal impedance junction ambient single pulse . . . 27
Figure 38. Thermal fitting model of a single channel HSD in PowerSSO-12 . . . 27
Figure 39. PowerSSO-12 package dimensions . . . 29
Figure 40. PowerSSO-12 tube shipment (no suffix) . . . 31
Figure 41. PowerSSO-12 tape and reel shipment (suffix “TR”) . . . 31

1 Block diagram and pin configuration

Figure 1. Block diagram




Table 1. Pin function

Name	Function
V_{CC}	Battery connection.
OUTPUT	Power output.
GND	Ground connection. Must be reverse battery protected by an external diode/resistor network.
INPUT	Voltage controlled input pin with hysteresis, CMOS compatible. Controls output switch state.
STATUS	Open Drain digital diagnostic pin.
STAT_DIS	Active high CMOS compatible pin, to disable the STATUS pin.

Figure 2. Configuration diagram (top view)





Table 2. Suggested connections for unused and not connected pins

Connection / pin	Status	N.C.	Output	Input	STAT_DIS
Floating	X	X	X	X	X
To ground	Not allowed	X	Not allowed	Through 10KΩ resistor	Through 10KΩ resistor

2 Electrical specifications

Figure 3. Current and voltage conventions



Note: $V_F = V_{OUT} - V_{CC}$ during reverse battery condition.

2.1 Absolute maximum ratings

Stressing the device above the ratings listed in the “Absolute maximum ratings” tables may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to the conditions in the “Absolute maximum ratings” tables for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 3. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{CC}	DC supply voltage	41	V
$-V_{CC}$	Reverse DC supply voltage	0.3	V
$-I_{GND}$	DC reverse ground pin current	200	mA
I_{OUT}	DC output current	Internally limited	A
$-I_{OUT}$	Reverse DC output current	15	A
I_{IN}	DC input current	+10 / -1	mA
I_{STAT}	DC status current	+10 / -1	mA
I_{STAT_DIS}	DC status disable current	+10 / -1	mA
E_{MAX}	Maximum switching energy (L=3mH; R_L=0Ω; V_{bat}=13.5V; T_{jstart}=150ºC; $I_{OUT} = I_{limL}$*(Typ.)*)	104	mJ

Table 3. Absolute maximum ratings (continued)

Symbol	Parameter	Value	Unit
V_{ESD}	Electrostatic discharge (Human Body Model: R=1.5KΩ; C=100pF) - INPUT - STATUS - STAT_DIS - OUTPUT - V_{CC}	 4000 4000 4000 5000 5000	 V V V V V
V_{ESD}	Charge device model (CDM-AEC-Q100-011)	750	V
T_j	Junction operating temperature	-40 to 150	°C
T_{stg}	Storage temperature	- 55 to 150	°C

2.2 Thermal data

Table 4. Thermal data

Symbol	Parameter	Value	Unit
$R_{thj\text{-}case}$	Thermal resistance junction-case (max) (with one channel ON)	2.7	°C/W
$R_{thj\text{-}amb}$	Thermal resistance junction-ambient (max)	See *Figure 36*	°C/W

2.3 Electrical characteristics

Values specified in this section are for 8V<V_{CC}<28V; -40°C< Tj <150°C, unless otherwise stated.

Table 5. Power section

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V_{CC}	Operating supply voltage		4.5	13	28	V
V_{USD}	Undervoltage shutdown			3.5	4.5	V
$V_{USDhyst}$	Undervoltage shutdown hysteresis			0.5		V
R_{ON}	On state resistance	I_{OUT}=2A; T_j=25°C I_{OUT}=2A; T_j=150°C I_{OUT}=2A; V_{CC}=5V; T_j=25°C			50 100 65	mΩ mΩ mΩ
V_{clamp}	Clamp voltage	I_S = 20 mA	41	46	52	V
I_S	Supply current	Off State; V_{CC}=13V; V_{IN}=V_{OUT}=0V; T_j=25°C On State; V_{IN}=5V; V_{CC}=13V; I_{OUT}=0A		2(1) 3	5(1) 6	µA mA
$I_{L(off1)}$	Off state output current	V_{IN}=V_{OUT}=0V; V_{CC}=13V; T_j=25°C V_{IN}=V_{OUT}=0V; V_{CC}=13V; T_j=125°C	0 0	0.01	3 5	µA µA
V_F	Output - V_{CC} diode voltage	-I_{OUT}=2A; T_j=150°C			0.7	V

1. PowerMOS leakage included.

Table 6. Switching (V_{CC} = 13V; T_j = 25°C)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-On delay time	R_L=6.5Ω (see *Figure 6.*)		20		µs
$t_{d(off)}$	Turn-Off delay time	R_L=6.5Ω (see *Figure 6.*)		40		µs
$dV_{OUT}/dt_{(on)}$	Turn-On voltage slope	R_L=6.5Ω		See *Figure 26.*		V/µs
$dV_{OUT}/dt_{(off)}$	Turn-Off voltage slope	R_L=6.5Ω		See *Figure 28.*		V/µs
W_{ON}	Switching energy losses during t_{won}	R_L=6.5Ω (see *Figure 6.*)		0.21		mJ
W_{OFF}	Switching energy losses during t_{woff}	R_L=6.5Ω (see *Figure 6.*)		0.28		mJ

Table 7. Status pin (V_{SD}=0V)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V_{STAT}	Status low output voltage	I_{STAT}= 1.6 mA, V_{SD}=0V			0.5	V
I_{LSTAT}	Status leakage current	Normal operation or V_{SD}=5V, V_{STAT}= 5V			10	µA
C_{STAT}	Status pin input capacitance	Normal operation or V_{SD}=5V, V_{STAT}= 5V			100	pF
V_{SCL}	Status clamp voltage	I_{STAT}= 1mA I_{STAT}= - 1mA	5.5	 -0.7	7	V V

Table 8. Protections (1)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_{limH}	DC short circuit current	V_{CC}=13V; 5V<V_{CC}<28V	19	27	38 38	A A
I_{limL}	Short circuit current during thermal cycling	V_{CC}=13V; T_R<T_j<T_{TSD}		7		A
T_{TSD}	Shutdown temperature		150	175	200	°C
T_R	Reset temperature		T_{RS} + 1	T_{RS} + 5		°C
T_{RS}	Thermal reset of STATUS		135			°C
T_{HYST}	Thermal hysteresis (T_{TSD}-T_R)			7		°C
t_{SDL}	Status delay in overload conditions	T_j>T_{TSD} (see *Figure 4.*)			20	µs
V_{DEMAG}	Turn-off output voltage clamp	I_{OUT}=2A; V_{IN}=0; L=6mH	V_{CC}-41	V_{CC}-46	V_{CC}-52	V
V_{ON}	Output voltage drop limitation	I_{OUT}=0.1A; T_j= -40°C...+150°C (see *Figure 5.*)		25		mV

1. To ensure long term reliability under heavy overload or short circuit conditions, protection and related diagnostic signals must be used together with a proper software strategy. If the device is subjected to abnormal conditions, this software must limit the duration and number of activation cycles.

Table 9. Open load detection (8V<V_{CC}<18V)

Symbol	Parameter	Test conditions	Min	Typ	Max	Unit
I_{OL}	Openload ON state detection threshold	V_{IN} = 5V	10		70	mA
$t_{DOL(on)}$	Openload ON state detection delay	I_{OUT} = 0A, V_{CC}=13V (see *Figure 4.*)			200	µs
t_{POL}	Delay between INPUT falling edge and STATUS rising edge in openload condition	I_{OUT} = 0A (see *Figure 4.*)	200	500	1200	µs
V_{OL}	Openload OFF state voltage detection threshold	V_{IN} = 0V	2		4	V
t_{DSTKON}	Output short circuit to V_{CC} detection delay at turn Off	See *Figure 4.*	180		t_{POL}	µs
$I_{L(off2)}$	Off state output current	V_{IN}= 0V; V_{OUT}= 4V (see *Section 3.4: Open load detection in Off state*)	-75		0	µA
td_vol	Delay response from output rising edge to STATUS falling edge in open load	V_{IN}= 0V; V_{OUT}= 4V			20	µs

Table 10. Logic input

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V_{IL}	Input low level				0.9	V
I_{IL}	Low level input current	V_{IN} =0.9 V	1			µA
V_{IH}	Input high level		2.1			V
I_{IH}	High level input current	V_{IN} = 2.1 V			10	µA
$V_{I(hyst)}$	Input hysteresis voltage		0.25			V
V_{ICL}	Input clamp voltage	I_{IN} = 1mA I_{IN} = -1mA	5.5	 -0.7	7	V V
V_{SDL}	STAT_DIS low level voltage				0.9	V
I_{SDL}	Low level STAT_DIS current	V_{SD} = 0.9 V	1			µA
V_{SDH}	STAT_DIS high level voltage		2.1			V
I_{SDH}	High level STAT_DIS current	V_{SD} = 2.1 V			10	µA
$V_{SD(hyst)}$	STAT_DIS hysteresis voltage		0.25			V
V_{SDCL}	STAT_DIS clamp voltage	I_{SD}= 1mA I_{SD}= -1mA	5.5	 -0.7	7	V V

Figure 4. Status timings




Figure 5. Output voltage drop limitation




Figure 6. Switching characteristics




Table 11. Truth table

Conditions	INPUT	OUTPUT	STATUS (V_{SD}=0V)(1)
Normal Operation	L H	L H	H H
Overtemperature	L H	L L	H L
Undervoltage	L H	L L	X X
Overload & Short circuit to GND	H H	X (no power limitation) Cycling (power limitation)	H L
Output voltage > V_{OL}	L H	H H	L(2) H
Output current < I_{OL}	L H	L H	H(3) L

1. If the V_{SD} is high, the STATUS pin is in a high impedance.
2. The STATUS pin is low with a delay equal to t_{DSTKON} after INPUT falling edge.
3. The STATUS pin becomes high with a delay equal to t_{POL} after INPUT falling edge.

Table 12. Electrical transient requirements

ISO 7637-2: 2004(E) Test pulse	Test levels (1)		Number of pulses or test times	Burst cycle/pulse repetition time		Delays and impedance
	III	IV				
1	-75 V	-100 V	5000 pulses	0.5 s	5 s	2 ms, 10 Ω
2a	+37 V	+50 V	5000 pulses	0.2 s	5 s	50 µs, 2 Ω
3a	-100 V	-150 V	1h	90 ms	100 ms	0.1 µs, 50 Ω
3b	+75 V	+100 V	1h	90 ms	100 ms	0.1 µs, 50 Ω
4	-6 V	-7 V	1 pulse			100 ms, 0.01 Ω
5b(2)	+65 V	+87 V	1 pulse			400 ms, 2 Ω

ISO 7637-2: 2004(E) Test pulse	Test level results (1)	
	III	IV
1	C	C
2a	C	C
3a	C	C
3b	C	C
4	C	C
5b(2)	C	C

1. The above test levels must be considered referred to V_{CC} = 13.5V except for pulse 5b.
2. Valid in case of external load dump clamp: 40V maximum referred to ground.

Class	Contents
C	All functions of the device are performed as designed after exposure to disturbance.
E	One or more functions of the device are not performed as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device.

2.4 Waveforms

Figure 7. Normal operation




Figure 8. Undervoltage shutdown




Figure 9. Overload or Short to GND




Figure 10. Intermittent Overload




Figure 11. Open Load with external pull-up




Figure 12. Open Load without external pull-up




Figure 13. Short to V_{CC}





Figure 14. T_J evolution in Overload or Short to GND



2.5 Electrical characteristics curves

Figure 15. Off state output current




Figure 16. High level input current




Figure 17. Input clamp voltage




Figure 18. Input high level




Figure 19. Input low level




Figure 20. Low level STAT_DIS current




Figure 21. On state resistance vs T_{case}




Figure 22. High level STAT_DIS current




Figure 23. On state resistance vs V_{CC}




Figure 24. Low level input current




Figure 25. I_{LIM} vs T_{case}




Figure 26. Turn-On voltage slope




Figure 27. Undervoltage shutdown




Figure 28. Turn-Off voltage slope




Figure 29. STAT_DIS clamp voltage




Figure 30. High level STAT_DIS voltage






Figure 31. Low level STAT_DIS voltage



3 Application information

Figure 32. Application schematic



3.1 GND protection network against reverse battery

3.1.1 Solution 1: resistor in the ground line (R_{GND} only)

This solution can be used with any type of load.

The following is an indication on how to dimension the R_{GND} resistor.

1. $R_{GND} \leq 600mV / (I_{S(on)max})$.
2. $R_{GND} \geq (-V_{CC}) / (-I_{GND})$

where $-I_{GND}$ is the DC reverse ground pin current and can be found in the absolute maximum rating section of the device datasheet.

Power dissipation in R_{GND} (when $V_{CC}<0$: during reverse battery situations) is:

$P_D= (-V_{CC})^2/R_{GND}$

This resistor can be shared amongst several different HSDs. Please note that the value of this resistor should be calculated with formula (1) where $I_{S(on)max}$ becomes the sum of the maximum on-state currents of the different devices.

Please note that if the microprocessor ground is not shared by the device ground then the R_{GND} will produce a shift ($I_{S(on)max} * R_{GND}$) in the input thresholds and the status output values. This shift will vary depending on how many devices are ON in the case of several high side drivers sharing the same R_{GND}.

If the calculated power dissipation leads to a large resistor or several devices have to share the same resistor then ST suggests Solution 2 is used (see below).

3.1.2 Solution 2: diode (D_{GND}) in the ground line

A resistor (R_{GND}=1kΩ) should be inserted in parallel to D_{GND} if the device drives an inductive load.

This small signal diode can be safely shared amongst several different HSDs. Also in this case, the presence of the ground network will produce a shift (~600mV) in the input threshold and in the status output values, if the microprocessor ground is not common to the device ground. This shift will not vary if more than one HSD shares the same diode/resistor network.

3.2 Load dump protection

D_{ld} is necessary (Voltage Transient Suppressor) if the load dump peak voltage exceeds to V_{CC} max DC rating. The same applies if the device is subject to transients on the V_{CC} line that are greater than the ones shown in the ISO T/R 7637/2 table.

3.3 MCU I/Os protection

If a ground protection network is used and negative transient are present on the V_{CC} line, the control pins will be pulled negative. ST suggests that a resistor (R_{prot}) be inserted in line to prevent the µC I/Os pins to latch-up.

The value of these resistors is a compromise between the leakage current of µC and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of µC I/Os.

$-V_{CCpeak}/I_{latchup} \leq R_{prot} \leq (V_{OH\mu C}-V_{IH}-V_{GND}) / I_{IHmax}$

Calculation example:

For V_{CCpeak}= - 100V and $I_{latchup} \geq$ 20mA; $V_{OH\mu C} \geq$ 4.5V

5kΩ $\leq R_{prot} \leq$ 180kΩ

Recommended R_{prot} value is 10kΩ

3.4 Open load detection in Off state

Off-state open-load detection requires an external pull-up resistor (R_{PU}) connected between the OUTPUT pin and a positive supply voltage (V_{PU}) like the +5V line used to supply the microprocessor.


The external resistor has to be selected according to the following requirements:

1. No false open load indication when load is connected: in this case we have to avoid V_{OUT} to be higher than V_{Olmin}; this results in the following condition
   $V_{OUT}= (V_{PU}/(R_L+R_{PU}))R_L<V_{Olmin}$.
2. No misdetection when load is disconnected: in this case the V_{OUT} has to be higher than V_{OLmax}; this results in the following condition $R_{PU}<(V_{PU}–V_{OLmax})/I_{L(off2)}$.

Because $I_{s(OFF)}$ may significantly increase if V_{out} is pulled high (up to several mA), the pull-up resistor R_{PU} should be connected to a supply that is switched OFF when the module is in standby.


The values of V_{OLmin}, V_{OLmax} and $I_{L(off2)}$ are available in the Electrical characteristics section.

Figure 33. Open load detection in Off state



3.5 Maximum demagnetization energy (V_{CC} = 13.5V)


Figure 34. Maximum turn-Off current versus inductance



A: T_{jstart} = 150°C single pulse

B: T_{jstart} = 100°C repetitive pulse

C: T_{jstart} = 125°C repetitive pulse




Note: Values are generated with R_L =0 Ω In case of repetitive pulses, T_{jstart} (at beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves A and B.

4 Package and PCB thermal data

4.1 PowerSSO-12 thermal data

Figure 35. PowerSSO-12 PC board



Note: Layout condition of R_{th} and Z_{th} measurements (PCB: Double layer, Thermal Vias, FR4 area= 77mm x 86mm,PCB thickness=1.6mm, Cu thickness=70 µm (front and back side), Copper areas: from minimum pad lay-out to 8cm^2).

Figure 36. $R_{thj\text{-}amb}$ Vs. PCB copper area in open box free air condition





Figure 37. PowerSSO-12 thermal impedance junction ambient single pulse




Equation 1: pulse calculation formula

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp}(1 - \delta)$$

where $\delta = t_P/T$

Figure 38. Thermal fitting model of a single channel HSD in PowerSSO-12 (a)



a. The fitting model is a semplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered.

Table 13. Thermal parameter

Area/island (cm^2)	Footprint	2	8
R1 (°C/W)	0.7		
R2 (°C/W)	2.8		
R3 (°C/W)	3		
R4 (°C/W)	8	8	7
R5 (°C/W)	22	15	10
R6 (°C/W)	26	20	15
C1 (W.s/°C)	0.001		
C2 (W.s/°C)	0.0025		
C3 (W.s/°C)	0.0166		
C4 (W.s/°C)	0.2	0.1	0.1
C5 (W.s/°C)	0.27	0.8	1
C6 (W.s/°C)	3	6	9

5 Package and packing information

5.1 ECOPACK® packages

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second-level interconnect. The category of Second-Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97.
The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

5.2 Package mechanical data

Figure 39. PowerSSO-12 package dimensions





Table 14. PowerSSO-12 mechanical data

Symbol	Millimeters		
	Min.	Typ.	Max.
A	1.250		1.620
A1	0.000		0.100
A2	1.100		1.650
B	0.230		0.410
C	0.190		0.250
D	4.800		5.000
E	3.800		4.000
e		0.800	
H	5.800		6.200
h	0.250		0.500
L	0.400		1.270
k	0°		8°
X	2.200		2.800
Y	2.900		3.500
ddd			0.100

5.3 Packing information


Figure 40. PowerSSO-12 tube shipment (no suffix)



Base Q.ty	100
Bulk Q.ty	2000
Tube length (± 0.5)	532
A	1.85
B	6.75
C (± 0.1)	0.6

All dimensions are in mm.

Figure 41. PowerSSO-12 tape and reel shipment (suffix "TR")



REEL DIMENSIONS


Base Q.ty	2500
Bulk Q.ty	2500
A (max)	330
B (min)	1.5
C (± 0.2)	13
F	20.2
G (+ 2 / -0)	12.4
N (min)	60
T (max)	18.4


TAPE DIMENSIONS

According to Electronic Industries Association (EIA) Standard 481 rev. A, Feb. 1986

Tape width	W	12
Tape Hole Spacing	P0 (± 0.1)	4
Component Spacing	P	8
Hole Diameter	D (± 0.05)	1.5
Hole Diameter	D1 (min)	1.5
Hole Position	F (± 0.1)	5.5
Compartment Depth	K (max)	4.5
Hole Spacing	P1 (± 0.1)	2

All dimensions are in mm.





6 Order codes

Table 15. Device summary

Package	Order codes	
	Tube	Tape and reel
PowerSSO-12	VN5E050J-E	VN5E050JTR-E

7 Revision history

Table 16. Document revision history

Date	Revision	Changes
31-Aug-2007	1	Initial release.
19-Feb-2008	2	Document restructured. Changed *Description* on cover page. *Table 9: Open load detection (8V<V_{CC}<18V)*: added td_vol parameter. Changed *Section 2.4: Waveforms*. Added *Section 2.5: Electrical characteristics curves*. Added *Section 3.5: Maximum demagnetization energy (VCC = 13.5V)*. Added *Section 4.1: PowerSSO-12 thermal data*.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST’s terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST’S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER’S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2008 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com