UNIKC Semiconductor

P1203EEA


P-Channel Logic Level Enhancement Mode MOSFET

PRODUCT SUMMARY

$V_{(BR)DSS}$	$R_{DS(ON)}$	I_D
-30V	12mΩ @V_{GS} = -10V	-40A



PDFN 3x3P



ABSOLUTE MAXIMUM RATINGS (T_A = 25 °C Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNITS
Drain-Source Voltage		V_{DS}	-30	V
Gate-Source Voltage		V_{GS}	±25	
Continuous Drain Current[2]	T_C = 25 °C	I_D	-40	A
	T_C = 100 °C		-25	
	T_A = 25 °C		-11	
	T_A = 70 °C		-9	
Pulsed Drain Current[1]		I_{DM}	-95	
Avalanche Current		I_{AS}	45	
Avalanche Energy	L = 0.1mH	E_{AS}	101	mJ
Power Dissipation	T_C = 25 °C	P_D	31	W
	T_C = 100 °C		12	
	T_A = 25 °C		2.2	
	T_A = 70 °C		1.4	
Operating Junction & Storage Temperature Range		T_J, T_{STG}	-55 to 150	°C

UNIKC Semiconductor

RoHS Compliant

P1203EEA

P-Channel Logic Level Enhancement Mode MOSFET

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE		SYMBOL	TYPICAL	MAXIMUM	UNITS
Junction-to-Ambient[3]	Steady-State	$R_{\theta JA}$		55	°C / W
Junction-to-Ambient	Steady-State	$R_{\theta JC}$		4	

[1]Pulse width limited by maximum junction temperature.

[2]Package limitation current is -30A.

[3]The value of $R_{\theta JA}$ is measured with the device mounted on 1 in^2 FR-4 board with 2oz. Copper, in a still air environment with T_A = 25°C. The value in any given application depends on the user's specific board design.

ELECTRICAL CHARACTERISTICS (T_J = 25 °C, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	V_{GS} = 0V, I_D = -250μA	-30			V
Gate Threshold Voltage	$V_{GS(th)}$	V_{DS} = V_{GS}, I_D = -250μA	-1	-1.5	-2.5	
Gate-Body Leakage	I_{GSS}	V_{DS} = 0V, V_{GS} = ±25V			±100	nA
Zero Gate Voltage Drain Current	I_{DSS}	V_{DS} = -24V, V_{GS} = 0V			-1	μA
		V_{DS} = -20V, V_{GS} = 0V , T_J = 125 °C			-10	
On-State Drain Current[1]	$I_{D(ON)}$	V_{DS} = -5V, V_{GS} = -10V	-95			A
Drain-Source On-State Resistance[1]	$R_{DS(ON)}$	V_{GS} = -4.5V, I_D = -9A		13	19	mΩ
		V_{GS} = -10V, I_D = -12A		8.8	12	
Forward Transconductance[1]	g_{fs}	V_{DS} = -5V, I_D = -12A		31		S
DYNAMIC						
Input Capacitance	C_{iss}	V_{GS} = 0V, V_{DS} = -15V, f = 1MHz		2760		pF
Output Capacitance	C_{oss}			437		
Reverse Transfer Capacitance	C_{rss}			395		
Gate Resistance	R_g	V_{GS} = 0V, V_{DS} = 0V, f = 1MHz		2.5		Ω
Total Gate Charge[2]	$Q_g(V_{GS}$=-10V)	V_{DS} = -15V, I_D = -12A		64		nC
	$Q_g(V_{GS}$=-4.5V)			33		
Gate-Source Charge[2]	Q_{gs}			10		
Gate-Drain Charge[2]	Q_{gd}			16		
Turn-On Delay Time[2]	$t_{d(on)}$	V_{DS} = -15V, $I_D \cong$ -12A, V_{GS} = -10V, R_{GS} = 6Ω		21		nS
Rise Time[2]	t_r			25		
Turn-Off Delay Time[2]	$t_{d(off)}$			100		
Fall Time[2]	t_f			73		

UNIKC Semiconductor

RoHS Compliant

P1203EEA

P-Channel Logic Level Enhancement Mode MOSFET

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (T_J = 25 °C)						
Continuous Current[3]	I_S				-40	A
Forward Voltage[1]	V_{SD}	I_F = -12A, V_{GS} = 0V			-1.2	V
Reverse Recovery Time	t_{rr}	I_F = -12A, dI_F/dt = 100A / μS		21		nS
Reverse Recovery Charge	Q_{rr}			7		nC

[1]Pulse test : Pulse Width ≤ 300 μsec, Duty Cycle ≤ 2%.

[2]Independent of operating temperature.


[3]Package limitation current is -30A.


UNIKC Semiconductor


RoHS Compliant


P1203EEA


P-Channel Logic Level Enhancement Mode MOSFET















UNIKC Semiconductor

RoHS Compliant


P1203EEA

P-Channel Logic Level Enhancement Mode MOSFET


On-Resistance VS Temperature




Source-Drain Diode Forward Voltage




Safe Operating Area



Single Pulse Maximum Power Dissipation



Transient Thermal Response Curve



UNIKC Semiconductor

RoHS Compliant


P1203EEA

P-Channel Logic Level Enhancement Mode MOSFET

Package Dimension

PDFN 3x3P MECHANICAL DATA


Dimension	mm			Dimension	mm		
	Min.	Typ.	Max.		Min.	Typ.	Max.
A	3	3.3	3.6	I	0.65	0.8	0.9
B	2.88	3	3.2	J	0.1	0.15	0.25
C	2.9	3	3.25	K	0.59		
D	2.29	2.45	2.69	L	0°	10°	12°
E	3	3.3	3.6	M	0.14	0.3	0.4
F	0	0.1	0.2	N	0.55	0.65	0.75
G	1.35	1.75	2.2	O		0.2	
H	0.15	0.3	0.55	P	0		0.2




P1203EEA


P-Channel Logic Level Enhancement Mode MOSFET

A. Marking Information(此产品代码为：B2）



B. Tape&Reel Information:5000pcs/Reel





UNIKC Semiconductor

RoHS Compliant

P1203EEA

P-Channel Logic Level Enhancement Mode MOSFET

C. Lot.No. & Date Code rule

1.LOT.NO.

M N 15M21 03

- 03 → #8~9 Sub-lot No
- 15M21 → Order series no.
- N → Foundry site
- M → Assembly site

2.Date Code

D Y M X XXX

- XXX → Order series no. & Sub-lot No
- X → Week
- M → M : Month (A:Jan , B:Feb , C:Mar ,D :Apr ,E:May ,F:Jun,G:Jul,H:Aug,I:Sep,J:Oct,K:Nov,L:Dec.)
- Y → Y : Year (N : 2011, O : 2012 ...)
- D → Assembly site

3.Date Code (for Small package)

XX Y WW

- WW → Week
- Y → Y : Year (9: 2009,A : 2010, B : 2011 ...)
- XX → Device Name

P1203EEA

P-Channel Logic Level Enhancement Mode MOSFET

D.Label rule

标签内容(Label content)



1	Label Size	30 * 90 mm
2	Font style	Times New Roman or Arial (或可区分英文”0”和数字”0”，”G和”Q”的字型即可)
3	Great Power	Height: 4 mm
4	Package	Height: 2 mm
5	Date	Height: 2 mm Shipping date: YYYY/MM/DD, ex. 2008/09/12
6	Device	Height: 3 mm (Max: 16 Digit)
7	Lot	Height: 3 mm (Max: 9 Digit) Sub lot
8	D/C	Height: 3 mm (Max: 7 Digit)
9	QTY	Height: 3 mm (Max: 6 Digit) Thousand mark is no needed
10	Pb Free label	Diameter: 1 cm bottom color: Green Font color: Black Font style: Arial
11	Halogen Free label	Diameter: 1 cm bottom color: Green Font color: Black Font style: Arial
12	Scan info	Device / Lot / D/C / QTY , Insert “ / “ between every parts. for example: P3055LDG/G12345601/GGG2301/2000 DPI (Dots per inch): Over 300 dpi Code : Code 128 Height: 6 mm at least