

TPS3703-Q1 Overvoltage and Undervoltage Reset IC With Time Delay and Manual Reset


1 Features

- Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results:
 - Device Temperature Grade 1: -40°C to +125°C Ambient Operating Temperature
 - Device HBM ESD Classification Level 2
 - Device CDM ESD Classification Level C7B
- Input Voltage Range: 1.7 V to 5.5 V
- Undervoltage Lockout (UVLO): 1.7 V
- Low Quiescent Current: 6 μ A (typical)
- High Threshold Accuracy:
 - 0.25% (Typical)
 - 0.9% (-40°C to +125°C)
- Fixed Window Threshold Levels
 - 50-mV Steps from 500 mV to 1.3 V
 - 1.5 V, 1.8 V, 2.5 V, 2.8 V, 2.9 V 3.3 V, 5 V
- Internal Glitch Immunity and Hysteresis
- Tolerance Available from 3% to 7% in 1% Steps
- Fixed Time Delay Options: 50 μ s, 1 ms, 5 ms, 10 ms, 20 ms, 100 ms, 200 ms
- Programmable Time Delay Option With a Single External Capacitor
- Open-Drain Active Low Undervoltage and Overvoltage Monitor
- RESET Voltage Latching Output Mode

2 Applications

- Advanced Driver Assistance System (ADAS)
- CMOS Image Systems
- Infotainment and Cluster
- FPGA, ASIC and DSP Based Systems
- HEV/EV

Integrated Overvoltage and Undervoltage Detection



3 Description

The TPS3703-Q1 device is an integrated overvoltage and undervoltage monitor or reset IC in industry's smallest 6-pin DSE package. This highly accurate voltage supervisor is ideal for systems that operate on low-voltage supply rails and have narrow margin supply tolerances. Low threshold hysteresis prevent false reset signals when the monitored voltage supply is in its normal range of operation. Internal glitch immunity and noise filters further eliminate false resets resulting from erroneous signals.

The TPS3703-Q1 does not require any external resistors for setting overvoltage and undervoltage reset thresholds, which further increases overall accuracy and reduces solution size and cost. The Capacitor Time (CT) pin is used to select between the two available reset time delays designed into each device and also to adjust the reset time delay by connecting a capacitor. A separate SENSE input pin and VDD pin allow for the redundancy sought by high-reliability systems.


This device has a low typical quiescent current specification of 6 μ A (typical). The TPS3703-Q1 is suitable for automotive applications and is qualified for AEC-Q100 Grade 1.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS3703-Q1	WSON (6)	1.50 mm x 1.50 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Overvoltage Accuracy Distribution



ADVANCE INFORMATION



Table of Contents

1 Features	1	8.4 Device Functional Modes.....	13
2 Applications	1	9 Application and Implementation	14
3 Description	1	9.1 Application Information.....	14
4 Revision History	2	9.2 Typical Application	17
5 Device Comparison Table	3	10 Power Supply Recommendations	21
6 Pin Configuration and Functions	4	10.1 Power Supply Guidelines.....	21
7 Specifications	5	11 Layout	21
7.1 Absolute Maximum Ratings	5	11.1 Layout Guidelines	21
7.2 ESD ratings	5	11.2 Layout Example	21
7.3 Recommended Operating Conditions.....	5	12 Device and Documentation Support	22
7.4 Thermal Information	5	12.1 Device Nomenclature.....	22
7.5 Electrical Characteristics.....	6	12.2 Documentation Support	23
7.6 Timing Requirements	6	12.3 Receiving Notification of Documentation Updates	23
7.7 Typical Characteristics	8	12.4 Community Resources.....	23
8 Detailed Description	11	12.5 Trademarks	23
8.1 Overview	11	12.6 Electrostatic Discharge Caution.....	23
8.2 Functional Block Diagram	11	12.7 Glossary	23
8.3 Feature Description.....	11	13 Mechanical, Packaging, and Orderable Information	23

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
November 2018	*	Initial release

5 Device Comparison Table


[Table 1](#) shows the pre-released versions of the TPS3703-Q1, including the nominal undervoltage and overvoltage thresholds. Contact the factory for details and availability of other options shown in [Table 7](#); minimum order quantities apply.

Table 1. Device Comparison Table

PART NUMBER	V _{MON}	TIME DELAY (ms)			THRESHOLD TOLERANCE
		CT Pin = Capacitor	CT Pin= Open	CT Pin = VDD	
TPS3703A7125DSERQ1	1.25 V	Programmable	10 ms	200 ms	7%
TPS3703A4180DSERQ1	1.8 V	Programmable	10 ms	200 ms	4%
TPS3703A4120DSERQ1	1.2 V	Programmable	10 ms	200 ms	4%
TPS3703A4330DSERQ1	3.3 V	Programmable	10 ms	200 ms	4%
TPS3703A7500DSERQ1	5 V	Programmable	10 ms	200 ms	7%

[Table 1](#) shows the list of devices that will be release at RTM. For all possible voltages, threshold tolerance, and time delays, see the [Table 7](#).

6 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NO.	NAME		
1	SENSE	I	Input for the monitored supply voltage rail. When the SENSE voltage goes above the overvoltage threshold or below the undervoltage threshold, the RESET pin is driven low.
2	VDD	I	Supply voltage input pin. Good analog design practice is to place a 0.1- μ F ceramic capacitor close to this pin.
3	CT	I	Capacitor time delay pin. The CT pin offers two fixed time delays by connecting CT pin to VDD or leaving it floating. Delay time can be programmed by connecting an external capacitor reference to ground.
4	$\overline{\text{RESET}}$	O	Active-low, open-drain output. This pin goes low when the SENSE voltage rises above the internally overvoltage threshold (V_{IT+}) or below the undervoltage threshold (V_{IT-}). See the timing diagram in Figure 21 for more details. Connect this pin to a pull-up resistor terminated to the desired pull-up voltage.
5	GND	—	Ground
6	$\overline{\text{MR}}$	I	Manual reset (MR), pull this pin to a logic low ($V_{MR,L}$) to assert a reset signal. After the $\overline{\text{MR}}$ pin is deasserted the output goes high after the reset delay time (t_D) expires. $\overline{\text{MR}}$ can be left floating when not in use.

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Voltage	V _{DD}	-0.3	6	V
	V _{RESET}	-0.3	6	V
	V _{CT}	-0.3	6	V
	V _{SENSE}	-0.3	6	V
	V _{MR}	-0.3	6	V
	I _{RESET}		±40	mA
Continuous total power dissipation		See the Thermal Information		
Operating junction temperature, T _J ⁽²⁾		-40	150	°C
Operating free-air temperature, T _A ⁽²⁾		-40	150	°C
Storage temperature, T _{stg}		-65	150	°C

- (1) Stresses beyond values listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) As a result of the low dissipated power in this device, it is assumed that T_J = T_A.

7.2 ESD ratings

		VALUE	UNIT	
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	
		Charged-device model (CDM), per AEC Q100-011	All pins	±500
			Corner pins	±750

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification

7.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V _{DD}	Supply pin voltage	1.7		5.5	V
V _{SENSE}	Input pin voltage	0		5.5	V
V _{CT}	CT pin voltage ⁽¹⁾ ⁽²⁾			V _{DD}	V
V _{RESET}	Output pin voltage	0		5.5	V
V _{MR}	MR pin Voltage ⁽³⁾	0		5.5	V
I _{RESET}	Output pin current	0.3		10	mA

- (1) CT pin connected to V_{DD} pin requires a pullup resistor; 10 kΩ is recommended.
- (2) The maximum rating is V_{DD} or 5.5 V, whichever is smaller.
- (3) If the logic signal driving MR is less than V_{DD}, then additional current flows into V_{DD} and out of MR.

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS3703-Q1	UNIT
		DSE (WSON)	
		PINS	
R _{θJA}	Junction-to-ambient thermal resistance	184.2	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	30.6	°C/W
R _{θJB}	Junction-to-board thermal resistance	86.4	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	13.4	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	86.1	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

7.5 Electrical Characteristics

At $1.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $CT = \overline{MR} = \text{Open}$, \overline{RESET} Voltage ($V_{\overline{RESET}}$) = 10 k Ω to V_{DD} , \overline{RESET} load = 10 pF, and over the operating free-air temperature range of -40°C to 125°C , unless otherwise noted. Typical values are at $T_J = 25^{\circ}\text{C}$, typical conditions at $V_{DD} = 3.3\text{ V}$.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{DD}	Supply Voltage		1.7		5.5	V
UVLO	Under Voltage Lockout ⁽¹⁾	V_{DD} falling below 1.7 V	1.2		1.7	V
V_{POR}	Power on reset voltage ⁽²⁾	$V_{OL(max)} = 0.25\text{ V}$, $I_{OUT} = 15\text{ }\mu\text{A}$			1	V
$V_{IT+(OV)}$	Positive-going threshold accuracy		-0.9	± 0.25	0.9	%
$V_{IT-(UV)}$	Negative-going threshold accuracy		-0.9	± 0.25	0.9	%
V_{HYS}	Hysteresis Voltage ⁽³⁾		0.3	0.55	0.8	%
I_{DD}	Supply current	$V_{DD} < 5.5\text{ V}$		6	10	μA
I_{SENSE}	Input current, SENSE pin	$V_{SENSE} = 5\text{ V}$		1	1.5	μA
V_{OL}	Low level output voltage	$V_{DD} = 1.7\text{ V}$, $I_{OUT} = 0.4\text{ mA}$			250	mV
		$V_{DD} = 2\text{ V}$, $I_{OUT} = 3\text{ mA}$			250	mV
		$V_{DD} = 5\text{ V}$, $I_{OUT} = 5\text{ mA}$			250	mV
I_{LKG}	Open drain output leakage current	$V_{DD} = V_{\overline{RESET}} = 5.5\text{ V}$			300	nA
$V_{\overline{MR}_L}$	\overline{MR} logic low input				0.3	V
$V_{\overline{MR}_H}$	\overline{MR} logic high input		1.4			V
V_{CT_H}	High level CT pin voltage		1.4			V
$R_{\overline{MR}}$	Manual reset Internal pullup resistance			100		K Ω
I_{CT}	CT pin charge current		337	375	413	nA
V_{CT}	CT pin comparator threshold voltage ⁽⁴⁾		1.133	1.15	1.167	V

(1) \overline{RESET} pin is driven low when V_{DD} falls below UVLO.

(2) V_{POR} is the minimum V_{DD} voltage level for a controlled output state.

(3) Hysteresis is with respect of the tripoint ($V_{IT-(UV)}$, $V_{IT+(OV)}$).

(4) V_{CT} voltage refers to the comparator threshold voltage that measures the voltage level of the external capacitor at CT pin.

7.6 Timing Requirements

At $1.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $CT = \overline{MR} = \text{Open}$, \overline{RESET} Voltage ($V_{\overline{RESET}}$) = 10 k Ω to V_{DD} , \overline{RESET} load = 10 pF, and over the operating free-air temperature range of -40°C to 125°C , unless otherwise noted. Typical values are at $T_J = 25^{\circ}\text{C}$, typical conditions at $V_{DD} = 3.3\text{ V}$.

			MIN	NOM	MAX	UNIT
t_D (SENSE)	Reset time delay, TPS3703D	CT = Open	6	10	14	ms
		CT = 10 k Ω to V_{DD}	120	200	280	ms
	Reset time delay, TPS3703B	CT = Open	0.6	1	1.4	ms
		CT = 10 k Ω to V_{DD}	12	20	28	ms
	Reset time delay, TPS3703C	CT = Open	3	5	7	ms
		CT = 10 k Ω to V_{DD}	60	100	140	ms
	TPS3703D	CT = 10 k Ω to V_{DD} CT = Open		50		μs
t_{PD} (SENSE)	Propagation detect delay ^{(1) (2)}			28		μs
t_R	Output rise time ^{(1) (3)}			2.2		μs
t_F	Output fall time ^{(1) (3)}			0.2		μs
t_{SD}	Startup delay ⁽⁴⁾			300		μs
t_{GI} (VIT-)	Glitch Immunity undervoltage $V_{IT-(UV)}$, 5% Overdrive ⁽¹⁾			3.5		μs
t_{GI} (VIT+)	Glitch Immunity overvoltage $V_{IT+(OV)}$, 5% Overdrive ⁽¹⁾			3.5		μs
t_{GI} (\overline{MR})	Glitch Immunity \overline{MR} pin				25	μs

(1) 5% Overdrive from threshold. Overdrive % = $[V_{SENSE} - V_{IT}] / V_{IT}$; Where V_{IT} stands for $V_{IT-(UV)}$ or $V_{IT+(OV)}$

(2) t_{PD} (SENSE) measured from threshold trip point ($V_{IT-(UV)}$ or $V_{IT+(OV)}$) to \overline{RESET} V_{OL} voltage


(3) Output transitions from V_{OL} to 90% for rise times and 90% to V_{OL} for fall times.

(4) During the power-on sequence, V_{DD} must be at or above $V_{DD(MIN)}$ for at least t_{SD} before the output is in the correct state.

Timing Requirements (continued)

At $1.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $CT = \overline{MR} = \text{Open}$, \overline{RESET} Voltage ($V_{\overline{RESET}}$) = $10\text{ k}\Omega$ to V_{DD} , \overline{RESET} load = 10 pF , and over the operating free-air temperature range of -40°C to 125°C , unless otherwise noted. Typical values are at $T_J = 25^\circ\text{C}$, typical conditions at $V_{DD} = 3.3\text{ V}$.

		MIN	NOM	MAX	UNIT
$t_{PD}(\overline{MR})$	Propagation delay from \overline{MR} low to assert \overline{RESET}		500		ns
$t_{\overline{MR}_W}$	\overline{MR} pin pulse width duration to assert \overline{RESET}	1			μs
$t_D(\overline{MR})$	\overline{MR} reset time delay		$t_D(\text{SENSE})$		ms




- (1) $V_{DD} = 2\text{ V}$, $R_{PU} = 10\text{ k}\Omega$ to V_{DD}
- (2) Variant D (time delay bypass) has a $\sim 40\text{ }\mu\text{s}$ pulse at \overline{RESET} pin during power up window, this is present only when the power cycle off time is longer than 10 seconds, this behavior will not occur if SENSE pin is within window of operation during V_{DD} power up.

Figure 1. SENSE Timing Diagram


ADVANCE INFORMATION

7.7 Typical Characteristics


At $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{ V}$, and $R_{PU} = 10\text{ k}\Omega$, unless otherwise noted.




Tested across multiple voltage options
Figure 2. Undervoltage Accuracy vs Temperature




Tested across multiple voltage options
Figure 3. Overvoltage Accuracy vs Temperature




Sample Size of 100 TPS3703A7125 units
Figure 4. Undervoltage Accuracy Distribution



Sample Size of 100 TPS3703A7125 units
Figure 5. Overvoltage Accuracy Distribution



Tested across multiple voltage options
Figure 6. Undervoltage Hysteresis Voltage Accuracy vs Temperature



Tested across multiple voltage options
Figure 7. Overvoltage Hysteresis Voltage Accuracy vs Temperature

ADVANCE INFORMATION

Typical Characteristics (continued)

At $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{ V}$, and $R_{PU} = 10\text{ k}\Omega$, unless otherwise noted.




Figure 8. Supply Current vs Temperature




Figure 9. Supply Current vs Temperature




Figure 10. SENSE Glitch Immunity (VIT-) vs Overdrive




Figure 11. SENSE Glitch Immunity (VIT+) vs Overdrive




Figure 12. SENSE Glitch Immunity (VIT-) vs Overdrive




Figure 13. SENSE Glitch Immunity (VIT+) vs Overdrive

ADVANCE INFORMATION

Typical Characteristics (continued)

At $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{ V}$, and $R_{PU} = 10\text{ k}\Omega$, unless otherwise noted.




Figure 14. Low-Level Output Voltage vs RESET current




Figure 15. Low-Level Output Voltage vs RESET current




Figure 16. SET Threshold vs Temperature




Figure 17. SET Threshold vs Temperature




Figure 18. CT Current vs Temperature




Figure 19. RESET Timeout vs Temperature

ADVANCE INFORMATION

8 Detailed Description

8.1 Overview

The TPS3703-Q1 family of devices combines two voltage comparators and a precision reference for overvoltage and undervoltage detection. The TPS3703-Q1 features a wide supply voltage range and highly accurate window threshold voltages (0.9% over temperature).


The TPS3703-Q1 includes the resistors used to set the overvoltage and undervoltage thresholds internal to the device. These internal resistors allow for lower component counts and greatly simplifies the design because no additional margins are needed to account for the accuracy of external resistors.

TPS3703-Q1 version A, B and C has three time delay settings, two fixed by connecting CT pin to VDD through a resistor and leaving CT floating and a programmable time delay setting that only requires a single capacitor connected from CT pin to ground.

Manual Reset ($\overline{\text{MR}}$) allows for sequencing or hard reset by driving the $\overline{\text{MR}}$ pin below $V_{\overline{\text{MR}}_L}$.

The TPS3703-Q1 is designed to assert active low output signals when the monitored voltage is outside the safe window. The relationship between the monitored voltage and the states of the outputs is shown in [Table 2](#).

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 VDD

The TPS3703-Q1 is designed to operate from an input voltage supply range between 1.7 V to 5.5 V. An input supply capacitor is not required for this device; however, if the input supply is noisy good analog practice is to place a 1- μF capacitor between the VDD pin and the GND pin.

V_{DD} needs to be at or above $V_{\text{DD}(\text{MIN})}$ for at least the start-up delay (t_{SD}) for the device to be fully functional.

8.3.2 SENSE

The TPS3703-Q1 combines two comparators with a precision reference voltage and a trimmed resistor divider. This configuration optimizes device accuracy because all resistor tolerances are accounted for in the accuracy and performance specifications. Both comparators also include built-in hysteresis that provides noise immunity and ensures stable operation.

ADVANCE INFORMATION

Feature Description (continued)

Although not required in most cases, for noisy applications good analog design practice is to place a 1-nF to 10-nF bypass capacitor at the SENSE input in order to reduce sensitivity to transient voltages on the monitored signal.

The output ($\overline{\text{RESET}}$) is high impedance when voltage at the SENSE pin is between upper and lower boundary of threshold.

8.3.3 $\overline{\text{RESET}}$

In a typical TPS3703-Q1 application, the $\overline{\text{RESET}}$ output is connected to a reset or enable input of a processor [such as a digital signal processor (DSP), application-specific integrated circuit (ASIC), or other processor type] or the enable input of a voltage regulator [such as a DC-DC converter or low-dropout regulator (LDO)].

The TPS3703-Q1 has an open drain active low output that requires a pull-up resistor to hold these lines high to the required voltage logic. Connect the pull-up resistor to the proper voltage rail to enable the output to be connected to other devices at the correct interface voltage levels. To ensure proper voltage levels, give some consideration when choosing the pull-up resistor values. The pull-up resistor value is determined by V_{OL} , output capacitive loading, and output leakage current. These values are specified in [Specifications](#). The open drain output can be connected as a wired-OR logic with other open drain signals such as another TPS3703-Q1 $\overline{\text{RESET}}$ pin.

[Table 2](#) describes the scenarios when the output ($\overline{\text{RESET}}$) is either asserted low or high impedance.




Figure 20. RESET output


8.3.4 Capacitor Time (CT)

The CT pin provides the user the functionality of both high-precision, factory-programmed, reset delay timing options and user-programmable, reset delay timing. The CT pin can be pulled up to V_{DD} through a resistor, have an external capacitor to ground, or can be left unconnected. The configuration of the CT pin is re-evaluated by the device every time the voltage on the SENSE line enters the valid window ($V_{IT-(UV)} < V_{SENSE} < V_{IT+(OV)}$). The pin evaluation is controlled by an internal state machine that determines which option is connected to the CT pin. The sequence of events takes 450 μs to determine if the CT pin is left unconnected, pulled up through a resistor, or connected to a capacitor. If the CT pin is being pulled up to V_{DD} , then a pull-up resistor is required, 10 k Ω is recommended.

8.3.5 Manual Reset ($\overline{\text{MR}}$)

The manual reset ($\overline{\text{MR}}$) input allows a processor or other logic circuits to initiate a reset. A logic low on $\overline{\text{MR}}$ causes $\overline{\text{RESET}}$ to assert. After $\overline{\text{MR}}$ returns to a logic high and the SENSE pin voltage is within a valid window ($V_{IT-(UV)} < V_{SENSE} < V_{IT+(OV)}$), $\overline{\text{RESET}}$ is deasserted after the reset delay time (t_D). If $\overline{\text{MR}}$ is not controlled externally, then $\overline{\text{MR}}$ can either be connected to V_{DD} or left floating because the $\overline{\text{MR}}$ pin is internally pulled up to V_{DD} . [Figure 21](#) shows the relation between $\overline{\text{MR}}$ and $\overline{\text{RESET}}$.

Feature Description (continued)



- (1) $\overline{\text{RESET}}$ pulls up to VDD with 10 kΩ.
- (2) To initiate and continue time reset counter both conditions must be met $\overline{\text{MR}}$ pin above $V_{\overline{\text{MR}}_H}$ or floating and V_{SENSE} between $V_{\text{IT-(UV)}} + V_{\text{HYS}}$ and $V_{\text{IT+(OV)}} - V_{\text{HYS}}$
- (3) $\overline{\text{MR}}$ is ignored during output $\overline{\text{RESET}}$ low event

Figure 21. Manual Reset Timing Diagram

8.4 Device Functional Modes

Table 2. Functional Mode Truth Table

DESCRIPTION	CONDITION	$\overline{\text{MR}}$ PIN	VDD PIN	OUTPUT ($\overline{\text{RESET}}$ PIN)
Normal Operation	$V_{\text{IT-(UV)}} < \text{SENSE} < V_{\text{IT+(OV)}}$	Open or above $V_{\overline{\text{MR}}_H}$	$V_{\text{DD}} > V_{\text{DD(MIN)}}$	High
Over Voltage detection	$\text{SENSE} > V_{\text{IT+(OV)}}$	Open or above $V_{\overline{\text{MR}}_H}$	$V_{\text{DD}} > V_{\text{DD(MIN)}}$	Low
Under Voltage detection	$\text{SENSE} < V_{\text{IT-(UV)}}$	Open or above $V_{\overline{\text{MR}}_H}$	$V_{\text{DD}} > V_{\text{DD(MIN)}}$	Low
Manual reset	$V_{\text{IT-(UV)}} < \text{SENSE} < V_{\text{IT+(OV)}}$	Below $V_{\overline{\text{MR}}_L}$	$V_{\text{DD}} > V_{\text{DD(MIN)}}$	Low
UVLO engaged	$V_{\text{IT-(UV)}} < \text{SENSE} < V_{\text{IT+(OV)}}$	Open or above $V_{\overline{\text{MR}}_H}$	$V_{\text{POR}} < V_{\text{DD}} < \text{UVLO}$	Low

8.4.1 Normal Operation ($V_{\text{DD}} > V_{\text{DD(MIN)}}$)

When the voltage on V_{DD} is greater than $V_{\text{DD(MIN)}}$ for approximately (t_{SD}), the $\overline{\text{RESET}}$ output state will correspond to the SENSE pin voltage with respect to the threshold limits, when SENSE voltage is outside of threshold limits the $\overline{\text{RESET}}$ voltage will be low (V_{OL}).

8.4.2 Undervoltage Lockout ($V_{\text{POR}} < V_{\text{DD}} < \text{UVLO}$)

When the voltage on V_{DD} is less than the device UVLO voltage but greater than the power-on reset voltage (V_{POR}), the $\overline{\text{RESET}}$ pin will be held low, regardless of the voltage on SENSE pin.

8.4.3 Power-On Reset ($V_{\text{DD}} < V_{\text{POR}}$)

When the voltage on V_{DD} is lower than the required voltage (V_{POR}) to internally pull the asserted output to GND, $\overline{\text{RESET}}$ signal is undefined and is not to be relied upon for proper device function.

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

9.1.1 CT Reset Time Delay

The TPS3703-Q1 features three options for setting the reset delay (t_D): connecting a capacitor to the CT pin, connecting a pull-up resistor to VDD, and leaving the CT pin unconnected. Figure 22 shows a schematic drawing of all three options. To determine which option is connected to the CT pin, an internal state machine controls the internal pulldown device and measures the pin voltage. This sequence of events takes 450 μ s to determine which timing option is used. Every time $\overline{\text{RESET}}$ is asserted, the state machine determines what is connected to the pin.




Figure 22. CT Charging Circuit

9.1.1.1 Factory-Programmed Reset Delay Timing

To use the factory-programmed timing options, the CT pin must either be left unconnected or pulled up to VDD through a 10 k Ω pull-up resistor. Using these options enables a high-precision reset delay timing, as shown in Table 3.

Table 3. Reset Delay Time for Factory-Programmed Reset Delay Timing

VARIANT	$\overline{\text{RESET}}$ DELAY TIME (t_D)			VALUE
	CT = Capacitor to GND	CT = Floating	CT = 10 k Ω to VDD	
TPS3703A	Programmable t_D	10	200	ms
TPS3703B	Programmable t_D	1	20	ms
TPS3703C	Programmable t_D	5	100	ms
TPS3703D	N/A	50	50	μ s

9.1.1.2 Programmable Reset Delay-Timing

The TPS3703 reset time delay is based on internal current source (I_{CT}) to charge external capacitor (C_{CT}) and read capacitor voltage with internal comparator. The minimum value capacitor is 250 pF. There is no limitation on maximum capacitor the only constraint is imposed by the initial voltage of the capacitor, if CT cap is zero or near to zero then ideally there is no other constraint on the max capacitor. The typical ideal capacitor value needed for a given delay time can be calculated using Equation 1, where C_{CT} is in nanofarads (nF) and t_D is in ms:

$$t_D = 3.066 \times C_{CT} + 0.5 \text{ ms} \tag{1}$$

To calculate the minimum and maximum-reset delay time use Equation 2 and Equation 3, respectively.

$$t_{D(\min)} = 2.7427 \times C_{CT} + 0.3 \text{ ms} \tag{2}$$

$$t_{D(\max)} = 3.4636 \times C_{CT} + 0.7 \text{ ms} \tag{3}$$

The slope of the equation is determined by the time the CT charging current (I_{CT}) takes to charge the external capacitor up to the CT comparator threshold voltage (V_{CT}). When $\overline{\text{RESET}}$ is asserted, the capacitor is discharged through the internal CT pulldown resistor. When the $\overline{\text{RESET}}$ conditions are cleared, the internal precision current source is enabled and begins to charge the external capacitor; when $V_{CT} = 1.15 \text{ V}$, $\overline{\text{RESET}}$ is unasserted. Note that in order to minimize the difference between the calculated $\overline{\text{RESET}}$ delay time and the actual $\overline{\text{RESET}}$ delay time, use a high-quality ceramic dielectric COG, X5R, or X7R capacitor and minimize parasitic board capacitance around this pin. Table 4 lists the reset delay time ideal capacitor values for C_{CT} .

Table 4. Reset Delay Time for Ideal Capacitor Values

C_{CT}	$\overline{\text{RESET}}$ DELAY TIME (t_D), TYPICAL
250 pF	0.767 ms
1 nF	3.066 ms
3.26 nF	10 ms
32.6 nF	100 ms
65.2 nF	200 ms
1 μ F	3066 ms

9.1.2 $\overline{\text{RESET}}$ Latch Mode

The TPS3703-Q1 features a voltage latch mode on the $\overline{\text{RESET}}$ pin when connecting the CT pin to common ground. A pull-down resistor is recommended to limit current consumption of the system. In latch mode, if the $\overline{\text{RESET}}$ pin is low or driven low, it stays low regardless if V_{SENSE} is within the acceptable voltage boundaries ($V_{IT-(UV)} < V_{\text{SENSE}} < V_{IT+(OV)}$). To unlatch the device provide a voltage to the CT pin that is greater than the CT pin comparator threshold voltage, V_{CT} . A voltage greater than 1.2 V to recommended to ensure a proper unlatch. A series resistance is also recommended to limit current consumption of the system.




Figure 23. $\overline{\text{RESET}}$ Latch Circuit

9.1.3 Immunity to SENSE Pin Voltage Transients

The TPS3703-Q1 is immune to short voltage transient spikes on the input pins. Sensitivity to transients depends on both transient duration and overdrive (amplitude) of the transient.

Overdrive is defined by how much the V_{SENSE} exceeds the specified threshold, and is important to know because the smaller the overdrive, the slower the response of the outputs (\overline{RESET}). Threshold overdrive is calculated as a percent of the threshold in question, as shown in Equation 4:

$$\text{Overdrive \%} = | (V_{SENSE} - (V_{IT-(UV)} \text{ or } V_{IT+(OV)})) / V_{IT} (\text{Nominal}) \times 100\% |$$

where:

- V_{SENSE} is the voltage at the SENSE pin
- V_{IT} (Nominal) is the nominal threshold voltage
- $V_{IT-(UV)}$ and $V_{IT+(OV)}$ represent the actual undervoltage or overvoltage tripping voltage (4)

9.1.3.1 Hysteresis

Overshoot and undervoltage comparators include built-in hysteresis that provides noise immunity and ensures stable operation. For example if the voltage on the SENSE pin falls below $V_{IT-(UV)}$ or above $V_{IT+(OV)}$, then \overline{RESET} is asserted (driven low), then when the voltage on the SENSE pin is between the positive and negative threshold voltages, \overline{RESET} deasserts after the user-defined \overline{RESET} delay time. Figure 24 shows the relation between $V_{IT-(UV)}$, $V_{IT+(OV)}$ and hysteresis voltage (V_{HYS}).




Figure 24. SENSE Pin Hysteresis

9.2 Typical Application

9.2.1 Design 1: Multi-Rail Window Monitoring for Microcontroller Power Rails

A typical application for the TPS3703-Q1 is shown in Figure 25. The TPS3703-Q1 is used to monitor two PMIC voltage rails that powers the core and I/O voltage of the microcontroller that requires accurate reset delay and voltage supervision.




Figure 25. Two TPS3703-Q1 Monitoring Two Microcontroller Power Rails

9.2.1.1 Design Requirements

Table 5. Design Parameters

PARAMETER	DESIGN REQUIREMENT	DESIGN RESULT
Monitored rails	3.3- $V_{I/O}$ nominal, with alerts if outside of $\pm 8\%$ of 3.3 V (including device accuracy), 200 ms reset delay	Worst case $V_{IT+(OV)} = 3.561$ V (7.9%), Worst case $V_{IT-(UV)} = 3.039$ V (-7.9%)
	1.2- V_{CORE} nominal, with alerts if outside of $\pm 5\%$ of 1.2 V (including device accuracy), 10 ms reset delay	Worst case $V_{IT+(OV)} = 1.258$ V (4.9%), Worst case $V_{IT-(UV)} = 1.141$ V (-4.9%)
Output logic voltage	5-V CMOS	5-V CMOS
Maximum system supervision current consumption	50 μ A	20 μ A (10 μ A Max each)

9.2.1.2 Detailed Design Procedure

Determine which version of the TPS3703-Q1 best suits the monitored rail (V_{MON}) and window tolerances found on Table 7. The TPS3703-Q1 allows overvoltage and undervoltage monitoring for precise voltage supervision of common rails between 0.5 V and 5.0 V. This application calls for very tight monitoring of the rail with only $\pm 5\%$ of variation allowed on the 1.2V core rail. To ensure this requirement is met, the TPS3703-Q1 was chosen for its $\pm 4\%$ thresholds. The 3.3V I/O is more flexible and can operate up to 8% variance. Since the TPS3703-Q1 comes in various tolerance options, the $\pm 7\%$ thresholds can be chosen for this voltage rail. To calculate the worst-case for $V_{IT+(OV)}$ and $V_{IT-(UV)}$, the accuracy must also be taken into account. The worst-case for $V_{IT+(OV)}$ and $V_{IT-(UV)}$ can be calculated shown in Equation 5 and Equation 6 respectively:

$$V_{IT+(OV-Worst\ Case)} = V_{MON} * (\% \text{ Threshold} + 0.9\%) = 1.2 * (+4.9\%) = 1.258 \text{ V} \tag{5}$$


$$V_{IT-(UV-Worst\ Case)} = V_{MON} * (\% \text{ Threshold} - 0.9\%) = 1.2 * (-4.9\%) = 1.141 \text{ V} \tag{6}$$

ADVANCE INFORMATION

When the outputs switch to a high impedance state, the rise time of the $\overline{\text{RESET}}$ pin depends on the pull-up resistance and the capacitance on that node. Choose pull-up resistors that satisfy both the downstream timing requirements and the sink current required to have a V_{OL} low enough for the application; 10 k Ω to 1 M Ω resistors are a good choice for low-capacitive loads.


9.2.1.3 Application Curves

ADVANCE INFORMATION




V_{SENSE} Start up from 0 V to 1.2 V, $V_{\text{DD}} = 3.3$ V, CT = OPEN
 $V_{\overline{\text{RESET}}} = V_{\text{DD}} = 3.3$ V, TPS3703A4120

Figure 26. TPS3703-Q1 SENSE Start Up Function




V_{DD} Start up from 0 V to 3.3 V, $V_{\text{SENSE}} = 1.2$ V, CT = OPEN
 $V_{\overline{\text{RESET}}} = V_{\text{DD}} = 3.3$ V, TPS3703A4120

Figure 27. TPS3703-Q1 VDD Start Up Function



V_{SENSE} ramp from 0 V to 1.4 V, $V_{\text{DD}} = 3.3$ V, CT = OPEN
 $V_{\overline{\text{RESET}}} = V_{\text{DD}} = 3.3$ V, TPS3703A4120

Figure 28. TPS3703-Q1 Overvoltage and Undervoltage Function



V_{DD} ramp from 0 V to 3.3 V, $V_{\text{SENSE}} = 1.2$ V, CT = OPEN
 $V_{\overline{\text{RESET}}} = V_{\text{DD}} = 3.3$ V, TPS3703A4120

Figure 29. TPS3703-Q1 VDD Ramp Up Function

9.2.2 Design 2: $\overline{\text{RESET}}$ Latch Mode

Another typical application for the TPS3703-Q1 is shown in Figure 25. The TPS3703-Q1 is used in a $\overline{\text{RESET}}$ latch output mode. In latch mode, once $\overline{\text{RESET}}$ driven logic low, it will stay low regardless of the sense voltage. If the $\overline{\text{RESET}}$ pin is low on start up, it will also stay low regardless of sense voltage.




Figure 30. Window Voltage Monitoring with $\overline{\text{RESET}}$ Latch

9.2.2.1 Design Requirements

Table 6. Design Parameters

PARAMETER	DESIGN REQUIREMENT	DESIGN RESULT
Monitored Rail	1.2- V_{CORE} nominal, with alerts if outside of $\pm 5\%$ of 1.2 V (including device accuracy), Latch when $\overline{\text{RESET}}$ is low, until voltage is applied on CT pin.	Worst case $V_{\text{IT+(OV)}} = 1.258 \text{ V}$ (4.9%), Worst case $V_{\text{IT-(UV)}} = 1.141 \text{ V}$ (-4.9%)
Output logic voltage	5-V CMOS	5-V CMOS
Maximum device current consumption	15 μA	6 μA (Typ), 10 μA (Max)


9.2.2.2 Detailed Design Procedure

The $\overline{\text{RESET}}$ pin can be latched when the CT pin is connected to a common ground with a pull-down resistor. A 10 k Ω resistor is recommended to limit current consumption. To unlatch the device provide a voltage to the CT pin that is greater than the CT pin comparator threshold voltage, V_{CT} . A voltage greater than 1.2 V is applied to ensure a proper unlatch. A series resistance is also recommended to limit current consumption of the system. To go back into latch operation, disconnect the voltage on the CT pin.

ADVANCE INFORMATION


9.2.2.3 Application Curves

ADVANCE INFORMATION




V_{SENSE} ramp from 0 V to 1.4V, $V_{DD} = 3.3$ V, $V_{CT} = 0$ V
 $V_{RESET} = V_{DD} = 3.3$ V, TPS3703A4120

Figure 31. TPS3703-Q1 SENSE Ramp Latch Function




V_{CT} biased at least to 1.15 V, $V_{SENSE} = 1.2$ V
 $V_{RESET} = V_{DD} = 3.3$ V, TPS3703A4120

Figure 32. TPS3703-Q1 CT Bias Unlatch Function



V_{sense} ramp from 0 V to 1.4 V, $V_{DD} = 3.3$ V, $V_{RESET} = V_{DD}$
 CT is pulled down after RESET is low, RESET becomes latched
 TPS3703A4120

Figure 33. TPS3703-Q1 Overvoltage and Undervoltage Latch Function



V_{DD} ramp up from 0 V to 3.3 V, $V_{SENSE} = 1.2$ V, CT = 0 V
 $V_{RESET} = V_{DD} = 3.3$ V, TPS3703A4120

Figure 34. TPS3703-Q1 VDD Ramp Latch Function

10 Power Supply Recommendations

10.1 Power Supply Guidelines

This device is designed to operate from an input supply with a voltage range between 1.7 V to 5.5 V. It has a 6-V absolute maximum rating on the VDD pin. It is good analog practice to place a 0.1- μ F to 1- μ F capacitor between the VDD pin and the GND pin depending on the input voltage supply noise. If the voltage supply providing power to VDD is susceptible to any large voltage transient that exceed maximum specifications, additional precautions must be taken. See [SNVA849](#) for more information.

11 Layout

11.1 Layout Guidelines

- Place the external components as close to the device as possible. This configuration prevents parasitic errors from occurring.
- Avoid using long traces for the VDD supply node. The VDD capacitor, along with parasitic inductance from the supply to the capacitor, can form an LC circuit and create ringing with peak voltages above the maximum VDD voltage.
- Avoid using long traces of voltage to the sense pin. Long traces increase parasitic inductance and cause inaccurate monitoring and diagnostics.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when absolutely necessary.

11.2 Layout Example




Figure 35. Recommended Layout

12 Device and Documentation Support

12.1 Device Nomenclature

Table 7 shows how to decode the function of the device based on its part number.

Table 7. Device Naming Convention

DESCRIPTION	NOMENCLATURE	VALUE
Part number	TPS3703	TPS3703
Time delay options: Every part has two fixed time delay and adjustable delay option via external capacitor	A	CT pin open = 10 ms, CT pin tied to VDD = 200 ms CT programmable with external capacitor
	B	CT pin open = 1 ms, CT pin tied to VDD = 20 ms CT programmable with external capacitor
	C	CT pin open = 5 ms, CT pin tied to VDD = 100 ms CT programmable with external capacitor
	D	CT pin open = 50 μ s, CT pin tied to VDD = 50 μ s CT not programmable
Tolerance options: Trigger or threshold voltage as a percentage of the monitored threshold voltage	3	Window threshold from nominal value = OV : 3%; UV: -3%
	4	Window threshold from nominal value = OV : 4%; UV: -4%
	5	Window threshold from nominal value = OV : 5%; UV: -5%
	6	Window threshold from nominal value = OV : 6%; UV: -6%
	7	Window threshold from nominal value = OV : 7%; UV: -7%
Nominal monitor threshold voltage option	050	0.50 V
	055	0.55 V
	060	0.60 V
	065	0.65 V
	070	0.70 V
	075	0.75 V
	080	0.80 V
	085	0.85 V
	090	0.90 V
	095	0.95 V
	100	1.00 V
	105	1.05 V
	115	1.15 V
	120	1.20 V
	125	1.25 V
	130	1.30 V
	150	1.50 V
	180	1.80 V
	250	2.50 V
280	2.80 V	
290	2.90 V	
330	3.30 V	
500	5.00 V	
Package	DSE	WSO6 - 6 pin (1.5 mm x 1.5 mm)
Reel	R	Large reel
Automotive version	Q1	Q100 AEC

12.2 Documentation Support

12.2.1 Evaluation Module

An evaluation module (EVM) is available to assist in the initial circuit performance evaluation using the TPS3703-Q1. The [TPS3703-Q1 evaluation module](#) (and [related user guide](#)) can be requested at the Texas Instruments website through the product folders or purchased directly from the TI eStore .

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.5 Trademarks

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.7 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
PS3703A4180DSERQ1	ACTIVE	WSON	DSE	6	3000	TBD	Call TI	Call TI	-40 to 125		Samples
PS3703A4330DSERQ1	ACTIVE	WSON	DSE	6	3000	TBD	Call TI	Call TI	-40 to 125		Samples
PS3703A7125DSERQ1	ACTIVE	WSON	DSE	6	3000	TBD	Call TI	Call TI	-40 to 125		Samples
PS3703B3080DSERQ1	ACTIVE	WSON	DSE	6	3000	TBD	Call TI	Call TI	-40 to 125		Samples
PS3703C7500DSERQ1	ACTIVE	WSON	DSE	6	3000	TBD	Call TI	Call TI	-40 to 125		Samples
TPS3703A4120DSERQ1	PREVIEW	WSON	DSE	6	3000	TBD	Call TI	Call TI	-40 to 125		
TPS3703A4180DSERQ1	PREVIEW	WSON	DSE	6	3000	TBD	Call TI	Call TI	-40 to 125		
TPS3703A4330DSERQ1	ACTIVE	WSON	DSE	6	3000	TBD	Call TI	Call TI	-40 to 125		Samples
TPS3703A7125DSERQ1	PREVIEW	WSON	DSE	6	3000	TBD	Call TI	Call TI	-40 to 125		
TPS3703B3080DSERQ1	PREVIEW	WSON	DSE	6	3000	TBD	Call TI	Call TI	-40 to 125		
TPS3703C7500DSERQ1	PREVIEW	WSON	DSE	6	3000	TBD	Call TI	Call TI	-40 to 125		

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DSE (S-PDSO-N6)

PLASTIC SMALL OUTLINE



4207810/A 03/06

- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Small Outline No-Lead (SON) package configuration.
 - D. This package is lead-free.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated