SMMS649A - DECEMBER 1994 - REVISED JUNE 1995

Organization

TM124BBK32F . . . 1 048 576  $\times$  32

- TM248CBK32F . . . 2 097 152 × 32

   Single 5-V Power Supply (±10% Tolerance)
- 72-Pin Single-In-Line Memory Module (SIMM) for Use With Socket
- TM124BBK32F Utilizes Two 16-Megabit DRAMs in Plastic Small-Outline J-Lead (SOJ) Packages
- TM248CBK32F Utilizes Four 16-Megabit DRAMs in Plastic Small-Outline J-Lead (SOJ) Packages
- Long Refresh Period
   16 ms (1024 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Output
- Common CAS Control for Eight Common Data-In and Data-Out Lines in Four Blocks
- Enhanced Page-Mode Operation With CAS-Before-RAS (CBR), RAS-Only, and Hidden Refresh

- Presence Detect
- Performance Ranges:

	ACCESS TIME <sup>t</sup> RAC	ACCESS TIME <sup>t</sup> AA	ACCESS TIME <sup>t</sup> CAC	READ OR WRITE CYCLE
	(MAX)	(MAX)	(MAX)	(MIN)
'124BBK32F-60	60 ns	30 ns	15 ns	110 ns
'124BBK32F-70	70 ns	35 ns	18 ns	130 ns
'124BBK32F-80	80 ns	40 ns	20 ns	150 ns
'248CBK32F-60	60 ns	30 ns	15 ns	110 ns
'248CBK32F-70	70 ns	35 ns	18 ns	130 ns
'248CBK32F-80	80 ns	40 ns	20 ns	150 ns

- Low Power Dissipation
- Operating Free-Air Temperature Range 0°C to 70°C
- Gold-Tabbed Versions Available:<sup>†</sup>
  - TM124BBK32F
  - TM248CBK32F
- Tin-Lead (Solder) Tabbed Versions Available:
  - TM124BBK32U
  - TM248CBK32U

### description

#### TM124BBK32F

The TM124BBK32F is a 32-megabit dynamic random-access memory (DRAM) organized as four times  $1\,048\,576\times8$  in a 72-pin SIMM. The SIMM is composed of two TMS418160DZ, 1 048  $576\times16$ -bit DRAMs, each in a 42-lead plastic SOJ package mounted on a substrate with decoupling capacitors. The TMS418160DZ is described in the TMS418160 data sheet. The TM124BBK32F SIMM is available in the single-sided BK-leadless module for use with sockets.

#### TM248CBK32F

The TM248CBK32F is a 64-megabit DRAM organized as four times 2 097 152  $\times$  8 in a 72-pin SIMM. The SIMM is composed of four TMS418160DZ, 1 048 576  $\times$  16-bit DRAMs, each in a 42-lead plastic SOJ package mounted on a substrate with decoupling capacitors. The TMS418160DZ is described in the TMS418160 data sheet. The TM248CBK32F SIMM is available in the double-sided BK-leadless module for use with sockets.


#### operation

The TM124BBK32F operates as two TMS418160DZs connected as shown in the functional block diagram and Table 1. The TM248CBK32F operates as four TMS418160DZs connected as shown in the functional block diagram and Table 1. The common I/O feature dictates the use of early-write cycles to prevent contention on D and Q.

<sup>†</sup> Part numbers in this data sheet are for the gold-tabbed version; the information applies to both gold-tabbed and solder-tabbed versions.



SMMS649A - DECEMBER 1994 - REVISED JUNE 1995



**Table 1. Connection Table** 

DATA DI COV	RA	Sx	
DATA BLOCK	SIDE 1	SIDE 2 <sup>†</sup>	CASx
DQ0-DQ7	RAS0	RAS1	CAS0
DQ8-DQ15	RAS0	RAS1	CAS1
DQ16-DQ23	RAS2	RAS3	CAS2
DQ24-DQ31	RAS2	RAS3	CAS3


<sup>†</sup> Side 2 applies to the TM248CBK32F only.

### single-in-line memory module and components


PC substrate:  $1,27 \pm 0,1$  mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage Bypass capacitors: Multilayer ceramic

Contact area for TM124BBK32F and TM248CBK32F: Nickel plate and gold plate over copper Contact area for TM124BBK32U and TM248CBK32U: Nickel plate and tin/lead over copper

### functional block diagram (TM124BBK32F and TM248CBK32F, side 1)



### functional block diagram (TM248CBK32F, side 2)



SMMS649A - DECEMBER 1994 - REVISED JUNE 1995

### 

 Power dissipation:
 TM124BBK32F, TM124BBK32U
 2 W

 TM248CBK32F, TM248CBK32U
 4 W

NOTE 1: All voltage values are with respect to VSS.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
$V_{IH}$	High-level input voltage	2.4		6.5	V
$V_{IL}$	Low-level input voltage (see Note 2)	- 1		8.0	V
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

### electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			'124BBK	'124BBK32F-60		32F-70	'124BBK3		
	PARAMETER	TEST CONDITIONS	MIN	MIN MAX		MAX	MIN	MAX	UNIT
Vон	High-level output voltage	I <sub>OH</sub> = - 5 mA	2.4		2.4		2.4		V
VOL	Low-level output voltage	$I_{OL} = 4.2 \text{ mA}$		0.4		0.4		0.4	V
Ц	Input current (leakage)	$V_{CC} = 5.5 \text{ V},  V_I = 0 \text{ V to } 6.5 \text{ V},$ All other pins = 0 V to $V_{CC}$		± 10		± 10		± 10	μА
IO	Output current (leakage)	$V_{CC} = 5.5 \text{ V},$ $V_{O} = 0 \text{ V to V}_{CC},$ $\overline{CAS}$ high		± 10		± 10		± 10	μΑ
I <sub>CC1</sub>	Read- or write-cycle current	V <sub>CC</sub> = 5.5 V, Minimum cycle		180		160		140	mA
	Q(a a dha a a a a a a a a a a a a a a a a	V <sub>IH</sub> = 2.4 V (TTL), After 1 memory cycle, RAS and CAS high		4		4		4	mA
ICC2	Standby current	V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (CMOS), After 1 memory cycle, RAS and CAS high		2		2		2	mA
lCC3	Average refresh current (RAS only or CBR)	VCC = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS only); RAS low after CAS low (CBR)		180		160		140	mA
I <sub>CC4</sub>	Average page current	$\frac{\text{V}_{CC}}{\text{RAS}} = 5.5 \text{ V},  \frac{\text{t}_{PC} = \text{MIN},}{\text{CAS}} \text{ cycling}$		180		160		140	mA

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

SMMS649A - DECEMBER 1994 - REVISED JUNE 1995

### electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>†</sup>

	D. D	TEGT COMPLETIONS	'248CBK32F-60		'248CBK32F-70		'248CBK32F-80		
	PARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Vон	High-level output voltage	I <sub>OH</sub> = – 5 mA	2.4		2.4		2.4		V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	V
Ц	Input current (leak- age)	$V_{CC} = 5.5 \text{ V},$ $V_I = 0 \text{ V to } 6.5 \text{ V},$ All other pins = 0 V to $V_{CC}$		± 10		± 10		± 10	μА
IO	Output current (leakage)	$V_{CC} = 5.5 \text{ V},$ $V_{O} = 0 \text{ V to } V_{CC}, \overline{CAS} \text{ high}$		± 20		± 20		± 20	μА
ICC1	Read- or write-cycle current (see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle		184		164		144	mA
		V <sub>IH</sub> = 2.4 V (TTL), After 1 memory cycle, RAS and CAS high		8		8		8	mA
ICC2	Standby current	V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (CMOS), After 1 memory cycle, RAS and CAS high		4		4		4	mA
lCC3	Average refresh current (RAS only or CBR) (see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle,  RAS cycling,  CAS high (RAS only);  RAS low after CAS low (CBR)		360		320		280	mA
I <sub>CC4</sub>	Average page current (see Note 4)	$\frac{V_{CC}}{RAS} = 5.5 \text{ V}, \qquad \frac{t_{PC}}{CAS} = MIN,$ $\overline{CAS}$ cycling		184		164		144	mA

For test conditions shown as MIN/MAX, use the appropriate value specified under recommended operating conditions.

NOTES: 3. Measured with a maximum of one address change while  $\overline{RAS} = V_{IL}$ 

### capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 5)

	PARAMETER		K32F	'248CBK32F		
			MAX	MIN	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, A0 – A9		10		20	pF
C <sub>i(R)</sub>	Input capacitance, RAS inputs		7		7	pF
C <sub>i(C)</sub>	Input capacitance, CAS inputs		7		14	pF
C <sub>i(W)</sub>	Input capacitance, $\overline{\overline{W}}$		14		28	pF
C <sub>o(DQ)</sub>	Output capacitance on DQ0 – DQ31		7		14	pF

NOTE 5:  $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ , and the bias on pins under test is 0 V.



Measured with a maximum of one address change while CAS = VIH

SMMS649A - DECEMBER 1994 - REVISED JUNE 1995

### switching characteristics over recommended ranges of supply voltage and operating free-air temperature

PARAMETER		'124BBK32F-60 '248CBK32F-60		'124BBK32F-70 '248CBK32F-70		'124BBK32F-80 '248CBK32F-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>AA</sub>	Access time from column address		30		35		40	ns
tCAC	Access time from CAS low		15		18		20	ns
tRAC	Access time from RAS low		60		70		80	ns
tCPA	Access time from column precharge		35		40		45	ns
tCLZ	CAS to output in low-impedance state	0		0		0		ns
tOH	Output disable time from start of CAS high	3		3		3		ns
tOFF	Output disable time after CAS high (see Note 6)	0	15	0	18	0	20	ns

NOTE 6:  $t_{\mbox{OFF}}$  is specified when the output is no longer driven.

### timing requirements over recommended ranges of supply voltage and operating free-air temperature

			K32F-60 K32F-60	'124BBK32F-70 '248CBK32F-70				UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
tRC	Cycle time, random read or write (see Note 7)	110		130		150		ns
tRWC	Cycle time, read-write	155		181		205		ns
tPC	Cycle time, page-mode read or write (see Notes 7 and 8)	40		45		50		ns
tRASP	Pulse duration, page mode, RAS low	60	100 000	70	100 000	80	100 000	ns
t <sub>RAS</sub>	Pulse duration, nonpage mode, RAS low	60	10 000	70	10 000	80	10 000	ns
tCAS	Pulse duration, CAS low	15	10 000	18	10 000	20	10 000	ns
tCP	Pulse duration, CAS high	10		10		10		ns
t <sub>RP</sub>	Pulse duration, RAS high (precharge)	40		50		60		ns
tWP	Pulse duration, W low	10		10		10		ns
tASC	Setup time, column address before CAS low	0		0		0		ns
t <sub>ASR</sub>	Setup time, row address before RAS low	0		0		0		ns
t <sub>DS</sub>	Setup time, data before CAS low	0		0		0		ns
tRCS	Setup time, $\overline{W}$ high before $\overline{\text{CAS}}$ low	0		0		0		ns
tCWL	Setup time, W low before CAS high	15		18		20		ns
tRWL	Setup time, W low before RAS high	15		18		20		ns
twcs	Setup time, W low before CAS low	0		0		0		ns
tWRP	Setup time, W high before RAS low (CBR refresh only)	10		10		10		ns
<sup>t</sup> CAH	Hold time, column address after CAS low	10		15		15		ns
<sup>t</sup> RHCP	Hold time, RAS high from CAS precharge	35		40		45		ns
<sup>t</sup> DH	Hold time, data after CAS low	10		15		15		ns
tRAH	Hold time, row address after RAS low	10		10		10		ns
<sup>t</sup> RCH	Hold time, W high after CAS high (see Note 9)	0		0		0		ns
<sup>t</sup> RRH	Hold time, W high after RAS high (see Note 9)	0		0		0		ns

NOTES: 7. All cycles assume  $t_T = 5$  ns.

8. To assure tpc min, tasc should be  $\geq$  tcp.

9. Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.




SMMS649A - DECEMBER 1994 - REVISED JUNE 1995

### timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

		'124BBK32F-60 '248CBK32F-60				'124BBK32F-70 '124BBK32F-80 '248CBK32F-70 '248CBK32F-80		
		MIN	MAX	MIN	MAX	MIN	MAX	
tWCH	Hold time, $\overline{W}$ low after $\overline{\text{CAS}}$ low	10		15		15		ns
tWRH	Hold time, W high after RAS low (CBR refresh only)	10		10		10		ns
tCHR	Delay time, RAS low to CAS high (CBR refresh only)	10		10		10		ns
tCRP	Delay time, CAS high to RAS low	5		5		5		ns
tCSH	Delay time, RAS low to CAS high	60		70		80		ns
tCSR	Delay time, CAS low to RAS low (CBR refresh only)	5		5		5		ns
t <sub>RAD</sub>	Delay time, RAS low to column address (see Note 10)	15	30	15	35	15	40	ns
tRAL	Delay time, column address to RAS high	30		35		40		ns
tCAL	Delay time, column address to CAS high	30		35		40		ns
tRCD	Delay time, RAS low to CAS low (see Note 10)	20	45	20	52	20	60	ns
<sup>t</sup> RPC	Delay time, RAS high to CAS low (CBR only)	0		0		0		ns
<sup>t</sup> RSH	Delay time, CAS low to RAS high	15		18		20		ns
t <sub>REF</sub>	Refresh time interval		16		16		16	ms
tŢ	Transition time	3	30	3	30	3	30	ns

NOTE 10: The maximum value is specified only to assure access time.

### device symbolization (TM124BBK32F illustrated)



YY = Year Code

MM = Month Code

T = Assembly Site Code

-SS = Speed Code

NOTE: Location of symbolization may vary.



SMMS649A - DECEMBER 1994 - REVISED JUNE 1995



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

**Applications Products Amplifiers** amplifier.ti.com Audio www.ti.com/audio Data Converters Automotive www.ti.com/automotive dataconverter.ti.com DLP® Products Broadband www.dlp.com www.ti.com/broadband DSP Digital Control dsp.ti.com www.ti.com/digitalcontrol Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Military Interface www.ti.com/military interface.ti.com Optical Networking Logic logic.ti.com www.ti.com/opticalnetwork Power Mgmt power.ti.com Security www.ti.com/security Telephony Microcontrollers microcontroller.ti.com www.ti.com/telephony Video & Imaging www.ti-rfid.com www.ti.com/video RF/IF and ZigBee® Solutions www.ti.com/lprf Wireless www.ti.com/wireless

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated