

# TM124BBK32F, TM124BBK32U 1048576 BY 32-BIT DYNAMIC RAM MODULE TM248CBK32F, TM248CBK32U 2097152 BY 32-BIT DYNAMIC RAM MODULE

SMMS649A – DECEMBER 1994 – REVISED JUNE 1995

- **Organization**  
TM124BBK32F . . . 1 048 576 × 32  
TM248CBK32F . . . 2 097 152 × 32
- **Single 5-V Power Supply (±10% Tolerance)**
- **72-Pin Single-In-Line Memory Module (SIMM) for Use With Socket**
- **TM124BBK32F – Utilizes Two 16-Megabit DRAMs in Plastic Small-Outline J-Lead (SOJ) Packages**
- **TM248CBK32F – Utilizes Four 16-Megabit DRAMs in Plastic Small-Outline J-Lead (SOJ) Packages**
- **Long Refresh Period**  
16 ms (1024 Cycles)
- **All Inputs, Outputs, Clocks Fully TTL Compatible**
- **3-State Output**
- **Common  $\overline{\text{CAS}}$  Control for Eight Common Data-In and Data-Out Lines in Four Blocks**
- **Enhanced Page-Mode Operation With  $\overline{\text{CAS}}$ -Before-RAS (CBR), RAS-Only, and Hidden Refresh**

- **Presence Detect**
- **Performance Ranges:**

	ACCESS TIME $t_{\text{RAC}}$ (MAX)	ACCESS TIME $t_{\text{AA}}$ (MAX)	ACCESS TIME $t_{\text{CAC}}$ (MAX)	READ OR WRITE CYCLE (MIN)
'124BBK32F-60	60 ns	30 ns	15 ns	110 ns
'124BBK32F-70	70 ns	35 ns	18 ns	130 ns
'124BBK32F-80	80 ns	40 ns	20 ns	150 ns
'248CBK32F-60	60 ns	30 ns	15 ns	110 ns
'248CBK32F-70	70 ns	35 ns	18 ns	130 ns
'248CBK32F-80	80 ns	40 ns	20 ns	150 ns

- **Low Power Dissipation**
- **Operating Free-Air Temperature Range**  
0°C to 70°C
- **Gold-Tabbed Versions Available:†**
  - TM124BBK32F
  - TM248CBK32F
- **Tin-Lead (Solder) Tabbed Versions Available:**
  - TM124BBK32U
  - TM248CBK32U

## description

### TM124BBK32F

The TM124BBK32F is a 32-megabit dynamic random-access memory (DRAM) organized as four times 1 048 576 × 8 in a 72-pin SIMM. The SIMM is composed of two TMS418160DZ, 1 048 576 × 16-bit DRAMs, each in a 42-lead plastic SOJ package mounted on a substrate with decoupling capacitors. The TMS418160DZ is described in the TMS418160 data sheet. The TM124BBK32F SIMM is available in the single-sided BK-leadless module for use with sockets.

### TM248CBK32F

The TM248CBK32F is a 64-megabit DRAM organized as four times 2 097 152 × 8 in a 72-pin SIMM. The SIMM is composed of four TMS418160DZ, 1 048 576 × 16-bit DRAMs, each in a 42-lead plastic SOJ package mounted on a substrate with decoupling capacitors. The TMS418160DZ is described in the TMS418160 data sheet. The TM248CBK32F SIMM is available in the double-sided BK-leadless module for use with sockets.

## operation


The TM124BBK32F operates as two TMS418160DZs connected as shown in the functional block diagram and Table 1. The TM248CBK32F operates as four TMS418160DZs connected as shown in the functional block diagram and Table 1. The common I/O feature dictates the use of early-write cycles to prevent contention on D and Q.

† Part numbers in this data sheet are for the gold-tabbed version; the information applies to both gold-tabbed and solder-tabbed versions.

# TM124BBK32F, TM124BBK32U 1048576 BY 32-BIT DYNAMIC RAM MODULE TM248CBK32F, TM248CBK32U 2097152 BY 32-BIT DYNAMIC RAM MODULE

SMMS649A – DECEMBER 1994 – REVISED JUNE 1995


**BK SINGLE-IN-LINE MEMORY MODULE  
 (TOP VIEW)**



**TM124BBK32F  
 (SIDE VIEW)**



**TM248CBK32F  
 (SIDE VIEW)**



PIN NOMENCLATURE	
A0–A9	Address Inputs
CAS0–CAS3	Column-Address Strobe
DQ0–DQ31	Data In/Data Out
NC	No Connection
PD1–PD4	Presence Detects
RAS0–RAS3	Row-Address Strobe
VCC	5-V Supply
VSS	Ground
W	Write Enable

PRESENCE DETECT					
SIGNAL (PIN)		PD1 (67)	PD2 (68)	PD3 (69)	PD4 (70)
TM124BBK32F	80 ns	VSS	VSS	NC	VSS
	70 ns	VSS	VSS	VSS	NC
	60 ns	VSS	VSS	NC	NC
TM248CBK32F	80 ns	NC	NC	NC	VSS
	70 ns	NC	NC	VSS	NC
	60 ns	NC	NC	NC	NC



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

**TM124BBK32F, TM124BBK32U 1048576 BY 32-BIT DYNAMIC RAM MODULE  
TM248CBK32F, TM248CBK32U 2097152 BY 32-BIT DYNAMIC RAM MODULE**

SMMS649A – DECEMBER 1994 – REVISED JUNE 1995

**Table 1. Connection Table**

DATA BLOCK	RASx		CASx
	SIDE 1	SIDE 2†	
DQ0–DQ7	RAS0	RAS1	CAS0
DQ8–DQ15	RAS0	RAS1	CAS1
DQ16–DQ23	RAS2	RAS3	CAS2
DQ24–DQ31	RAS2	RAS3	CAS3

† Side 2 applies to the TM248CBK32F only.

**single-in-line memory module and components**


PC substrate: 1,27 ± 0,1 mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage

Bypass capacitors: Multilayer ceramic


Contact area for TM124BBK32F and TM248CBK32F: Nickel plate and gold plate over copper

Contact area for TM124BBK32U and TM248CBK32U: Nickel plate and tin/lead over copper

**functional block diagram (TM124BBK32F and TM248CBK32F, side 1)**



**functional block diagram (TM248CBK32F, side 2)**



# TM124BBK32F, TM124BBK32U 1048576 BY 32-BIT DYNAMIC RAM MODULE TM248CBK32F, TM248CBK32U 2097152 BY 32-BIT DYNAMIC RAM MODULE

SMMS649A – DECEMBER 1994 – REVISED JUNE 1995

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$ (see Note 1)	– 1 V to 7 V
Voltage range on any pin (see Note 1)	– 1 V to 7 V
Short-circuit output current	50 mA
Power dissipation: TM124BBK32F, TM124BBK32U	2 W
TM248CBK32F, TM248CBK32U	4 W
Operating free-air temperature range, $T_A$	0°C to 70°C
Storage temperature range, $T_{stg}$	– 55°C to 125°C

<sup>†</sup> Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to  $V_{SS}$ .

## recommended operating conditions

	MIN	NOM	MAX	UNIT
$V_{CC}$ Supply voltage	4.5	5	5.5	V
$V_{IH}$ High-level input voltage	2.4		6.5	V
$V_{IL}$ Low-level input voltage (see Note 2)	– 1		0.8	V
$T_A$ Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

## electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	'124BBK32F-60		'124BBK32F-70		'124BBK32F-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
$V_{OH}$ High-level output voltage	$I_{OH} = -5$ mA	2.4		2.4		2.4		V
$V_{OL}$ Low-level output voltage	$I_{OL} = 4.2$ mA		0.4		0.4		0.4	V
$I_I$ Input current (leakage)	$V_{CC} = 5.5$ V, $V_I = 0$ V to 6.5 V, All other pins = 0 V to $V_{CC}$		± 10		± 10		± 10	µA
$I_O$ Output current (leakage)	$V_{CC} = 5.5$ V, $V_O = 0$ V to $V_{CC}$ , $\overline{CAS}$ high		± 10		± 10		± 10	µA
$I_{CC1}$ Read- or write-cycle current	$V_{CC} = 5.5$ V, Minimum cycle		180		160		140	mA
$I_{CC2}$ Standby current	$V_{IH} = 2.4$ V (TTL), After 1 memory cycle, $\overline{RAS}$ and $\overline{CAS}$ high		4		4		4	mA
	$V_{IH} = V_{CC} - 0.2$ V (CMOS), After 1 memory cycle, $\overline{RAS}$ and $\overline{CAS}$ high		2		2		2	mA
$I_{CC3}$ Average refresh current (RAS only or CBR)	$V_{CC} = 5.5$ V, Minimum cycle, $\overline{RAS}$ cycling, $\overline{CAS}$ high ( $\overline{RAS}$ only); $\overline{RAS}$ low after $\overline{CAS}$ low (CBR)		180		160		140	mA
	$V_{CC} = 5.5$ V, $t_{PC} = \text{MIN}$ , $\overline{RAS}$ low, $\overline{CAS}$ cycling		180		160		140	mA



**TM124BBK32F, TM124BBK32U 1048576 BY 32-BIT DYNAMIC RAM MODULE**  
**TM248CBK32F, TM248CBK32U 2097152 BY 32-BIT DYNAMIC RAM MODULE**

SMMS649A – DECEMBER 1994 – REVISED JUNE 1995

**electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)†**

PARAMETER	TEST CONDITIONS	'248CBK32F-60		'248CBK32F-70		'248CBK32F-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	High-level output voltage I <sub>OH</sub> = -5 mA	2.4		2.4		2.4		V
V <sub>OL</sub>	Low-level output voltage I <sub>OL</sub> = 4.2 mA	0.4		0.4		0.4		V
I <sub>I</sub>	Input current (leakage) V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0 V to 6.5 V, All other pins = 0 V to V <sub>CC</sub>	± 10		± 10		± 10		µA
I <sub>O</sub>	Output current (leakage) V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0 V to V <sub>CC</sub> , $\overline{\text{CAS}}$ high	± 20		± 20		± 20		µA
I <sub>CC1</sub>	Read- or write-cycle current (see Note 3) V <sub>CC</sub> = 5.5 V, Minimum cycle	184		164		144		mA
I <sub>CC2</sub>	Standby current V <sub>IH</sub> = 2.4 V (TTL), After 1 memory cycle, R <sub>AS</sub> and $\overline{\text{CAS}}$ high	8		8		8		mA
	V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (CMOS), After 1 memory cycle, R <sub>AS</sub> and $\overline{\text{CAS}}$ high	4		4		4		mA
I <sub>CC3</sub>	Average refresh current (R <sub>AS</sub> only or CBR) (see Note 3) V <sub>CC</sub> = 5.5 V, Minimum cycle, $\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}}$ high (R <sub>AS</sub> only); R <sub>AS</sub> low after $\overline{\text{CAS}}$ low (CBR)	360		320		280		mA
I <sub>CC4</sub>	Average page current (see Note 4) V <sub>CC</sub> = 5.5 V, t <sub>PC</sub> = MIN, R <sub>AS</sub> low, $\overline{\text{CAS}}$ cycling	184		164		144		mA

† For test conditions shown as MIN/MAX, use the appropriate value specified under recommended operating conditions.

- NOTES: 3. Measured with a maximum of one address change while  $\overline{\text{RAS}}$  = V<sub>IL</sub>  
4. Measured with a maximum of one address change while  $\overline{\text{CAS}}$  = V<sub>IH</sub>

**capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 5)**

PARAMETER	'124BBK32F		'248CBK32F		UNIT
	MIN	MAX	MIN	MAX	
C <sub>i(A)</sub>	10		20		pF
C <sub>i(R)</sub>	7		7		pF
C <sub>i(C)</sub>	7		14		pF
C <sub>i(W)</sub>	14		28		pF
C <sub>o(DQ)</sub>	7		14		pF

NOTE 5: V<sub>CC</sub> = 5 V ± 0.5 V, and the bias on pins under test is 0 V.



# TM124BBK32F, TM124BBK32U 1048576 BY 32-BIT DYNAMIC RAM MODULE TM248CBK32F, TM248CBK32U 2097152 BY 32-BIT DYNAMIC RAM MODULE

SMMS649A – DECEMBER 1994 – REVISED JUNE 1995

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature

PARAMETER	'124BBK32F-60 '248CBK32F-60		'124BBK32F-70 '248CBK32F-70		'124BBK32F-80 '248CBK32F-80		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>AA</sub> Access time from column address	30		35		40		ns
t <sub>CAC</sub> Access time from $\overline{\text{CAS}}$ low	15		18		20		ns
t <sub>RAC</sub> Access time from $\overline{\text{RAS}}$ low	60		70		80		ns
t <sub>CPA</sub> Access time from column precharge	35		40		45		ns
t <sub>CLZ</sub> $\overline{\text{CAS}}$ to output in low-impedance state	0		0		0		ns
t <sub>OH</sub> Output disable time from start of $\overline{\text{CAS}}$ high	3		3		3		ns
t <sub>OFF</sub> Output disable time after $\overline{\text{CAS}}$ high (see Note 6)	0	15	0	18	0	20	ns

NOTE 6: t<sub>OFF</sub> is specified when the output is no longer driven.

## timing requirements over recommended ranges of supply voltage and operating free-air temperature

	'124BBK32F-60 '248CBK32F-60		'124BBK32F-70 '248CBK32F-70		'124BBK32F-80 '248CBK32F-80		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>RC</sub> Cycle time, random read or write (see Note 7)	110		130		150		ns
t <sub>RWC</sub> Cycle time, read-write	155		181		205		ns
t <sub>PC</sub> Cycle time, page-mode read or write (see Notes 7 and 8)	40		45		50		ns
t <sub>RASP</sub> Pulse duration, page mode, $\overline{\text{RAS}}$ low	60	100 000	70	100 000	80	100 000	ns
t <sub>RAS</sub> Pulse duration, nonpage mode, $\overline{\text{RAS}}$ low	60	10 000	70	10 000	80	10 000	ns
t <sub>CAS</sub> Pulse duration, $\overline{\text{CAS}}$ low	15	10 000	18	10 000	20	10 000	ns
t <sub>CP</sub> Pulse duration, $\overline{\text{CAS}}$ high	10		10		10		ns
t <sub>RP</sub> Pulse duration, $\overline{\text{RAS}}$ high (precharge)	40		50		60		ns
t <sub>WP</sub> Pulse duration, $\overline{\text{W}}$ low	10		10		10		ns
t <sub>ASC</sub> Setup time, column address before $\overline{\text{CAS}}$ low	0		0		0		ns
t <sub>ASR</sub> Setup time, row address before $\overline{\text{RAS}}$ low	0		0		0		ns
t <sub>DS</sub> Setup time, data before $\overline{\text{CAS}}$ low	0		0		0		ns
t <sub>RCS</sub> Setup time, $\overline{\text{W}}$ high before $\overline{\text{CAS}}$ low	0		0		0		ns
t <sub>CWL</sub> Setup time, $\overline{\text{W}}$ low before $\overline{\text{CAS}}$ high	15		18		20		ns
t <sub>RWL</sub> Setup time, $\overline{\text{W}}$ low before $\overline{\text{RAS}}$ high	15		18		20		ns
t <sub>WCS</sub> Setup time, $\overline{\text{W}}$ low before $\overline{\text{CAS}}$ low	0		0		0		ns
t <sub>WRP</sub> Setup time, $\overline{\text{W}}$ high before $\overline{\text{RAS}}$ low (CBR refresh only)	10		10		10		ns
t <sub>CAH</sub> Hold time, column address after $\overline{\text{CAS}}$ low	10		15		15		ns
t <sub>RHCP</sub> Hold time, $\overline{\text{RAS}}$ high from $\overline{\text{CAS}}$ precharge	35		40		45		ns
t <sub>DH</sub> Hold time, data after $\overline{\text{CAS}}$ low	10		15		15		ns
t <sub>RAH</sub> Hold time, row address after $\overline{\text{RAS}}$ low	10		10		10		ns
t <sub>RCH</sub> Hold time, $\overline{\text{W}}$ high after $\overline{\text{CAS}}$ high (see Note 9)	0		0		0		ns
t <sub>RRH</sub> Hold time, $\overline{\text{W}}$ high after $\overline{\text{RAS}}$ high (see Note 9)	0		0		0		ns

- NOTES: 7. All cycles assume t<sub>T</sub> = 5 ns.  
 8. To assure t<sub>PC</sub> min, t<sub>ASC</sub> should be ≥ t<sub>CP</sub>.  
 9. Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.



# TM124BBK32F, TM124BBK32U 1048576 BY 32-BIT DYNAMIC RAM MODULE TM248CBK32F, TM248CBK32U 2097152 BY 32-BIT DYNAMIC RAM MODULE


SMMS649A – DECEMBER 1994 – REVISED JUNE 1995

timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

		'124BBK32F-60 '248CBK32F-60		'124BBK32F-70 '248CBK32F-70		'124BBK32F-80 '248CBK32F-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>WCH</sub>	Hold time, $\overline{W}$ low after $\overline{CAS}$ low	10		15		15		ns
t <sub>WRH</sub>	Hold time, $\overline{W}$ high after $\overline{RAS}$ low (CBR refresh only)	10		10		10		ns
t <sub>CHR</sub>	Delay time, $\overline{RAS}$ low to $\overline{CAS}$ high (CBR refresh only)	10		10		10		ns
t <sub>CRP</sub>	Delay time, $\overline{CAS}$ high to $\overline{RAS}$ low	5		5		5		ns
t <sub>CSH</sub>	Delay time, $\overline{RAS}$ low to $\overline{CAS}$ high	60		70		80		ns
t <sub>CSR</sub>	Delay time, $\overline{CAS}$ low to $\overline{RAS}$ low (CBR refresh only)	5		5		5		ns
t <sub>RAD</sub>	Delay time, $\overline{RAS}$ low to column address (see Note 10)	15	30	15	35	15	40	ns
t <sub>RAL</sub>	Delay time, column address to $\overline{RAS}$ high	30		35		40		ns
t <sub>CAL</sub>	Delay time, column address to $\overline{CAS}$ high	30		35		40		ns
t <sub>RCD</sub>	Delay time, $\overline{RAS}$ low to $\overline{CAS}$ low (see Note 10)	20	45	20	52	20	60	ns
t <sub>RPC</sub>	Delay time, $\overline{RAS}$ high to $\overline{CAS}$ low (CBR only)	0		0		0		ns
t <sub>RSH</sub>	Delay time, $\overline{CAS}$ low to $\overline{RAS}$ high	15		18		20		ns
t <sub>REF</sub>	Refresh time interval		16		16		16	ms
t <sub>T</sub>	Transition time	3	30	3	30	3	30	ns

NOTE 10: The maximum value is specified only to assure access time.

## device symbolization (TM124BBK32F illustrated)



YY = Year Code  
MM = Month Code  
T = Assembly Site Code  
-SS = Speed Code

NOTE: Location of symbolization may vary.



**TM124BBK32F, TM124BBK32U 1048576 BY 32-BIT DYNAMIC RAM MODULE**  
**TM248CBK32F, TM248CBK32U 2097152 BY 32-BIT DYNAMIC RAM MODULE**

SMMS649A – DECEMBER 1994 – REVISED JUNE 1995

---



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443



## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

### Products

Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
RF/IF and ZigBee® Solutions	<a href="http://www.ti.com/lprf">www.ti.com/lprf</a>

### Applications

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Broadband	<a href="http://www.ti.com/broadband">www.ti.com/broadband</a>
Digital Control	<a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Military	<a href="http://www.ti.com/military">www.ti.com/military</a>
Optical Networking	<a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Telephony	<a href="http://www.ti.com/telephony">www.ti.com/telephony</a>
Video & Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
Wireless	<a href="http://www.ti.com/wireless">www.ti.com/wireless</a>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2009, Texas Instruments Incorporated