## Stacked MCP (Multi-Chip Package) FLASH MEMORY & FCRAM CMOS

# 64M (×16) Page FLASH MEMORY & 32M (×16) Mobile FCRAM™

### MB84VP23481FK-70

#### FEATURES


- Power Supply Voltage of 2.7 V to 3.1 V
- High Performance
  25 ns maximum page read access time, 65 ns maximum random access time (Flash)
  20 ns maximum page read access time, 70 ns maximum random access time (FCRAM)
- Operating Temperature -30 °C to +85 °C
- Package 65-ball FBGA

#### PRODUCT LINEUP

	Flash	FCRAM
Supply Voltage (V)	$Vccf^* = 3.0 V + 0.1 V_{-0.3 V}$	Vccr* = 3.0 V <sup>+0.1V</sup> <sub>-0.3 V</sub>
Max Random Address Access Time (ns)	65	70
Max Page Address Access Time (ns)	25	20
Max CE Access Time (ns)	65	70
Max OE Access Time (ns)	25	40

\*: Both Vccf and Vccr must be the same level when either part is being accessed.

#### PACKAGE





#### (Continued)

- FLASH MEMORY
- Simultaneous Read/Write Operations (Dual Bank)
- FlexBank<sup>™ \*1</sup> Bank A: 8 Mbit (8 KB ×8 and 64 KB ×15) Bank B: 24 Mbit (64 KB ×48) Bank C: 24 Mbit (64 KB ×48) Bank D: 8 Mbit (8 KB ×8 and 64 KB ×15)
- 8 words Page
- Compatible with JEDEC-standard commands Uses same software commands as E<sup>2</sup>PROMs
- Minimum 100,000 Program/Erase Cycles
- Sector Erase Architecture

Eight 8 Kbytes, a hundred twenty-six 64 Kbytes, eight 8 Kbytes sectors.

Any combination of sectors can be concurrently erased. Also supports full chip erase

Dual Boot Block

Sixteen to 8Kbytes boot block sectors, eight at the top of the address range and eight at the bottom of the address range

HiddenROM Region

256 byte of HiddenROM, accessible through a new "HiddenROM Enable" command sequence Factory serialized and protected to provide a secure electronic serial number (ESN)

#### WP/ACC Input Pin

At  $V_{L}$ , allows protection of "outermost" 2×4 K words on both ends of boot sectors, regardless of sector protection/unprotection status

At VIH, allows removal of boot sector protection

At Vacc, increases program performance

- Embedded Erase<sup>™</sup> \*<sup>2</sup> Algorithms Automatically preprograms and erases the chip or any sector
- Embedded Program<sup>™</sup> \*<sup>2</sup> Algorithms Automatically writes and verifies data at specified address
- Data Polling and Toggle Bit feature for Detection of Program or Erase Cycle Completion
- Ready/Busy Output (RY/BY)
  Hardware method for detection of program or erase cycle completion
  Automatic Stoop Mode
- Automatic Sleep Mode
  When addresses remain stable, the device automatically switches itself to low power mode
- **Program Suspend/Resume** Suspends the program operation to allow a read in another byte
- Erase Suspend/Resume
  Suspends the erase operation to allow a read data and/or program in another sector within the same device
- New Sector Protection
  Persistent Sector Protection
  Password Sector Protection
- Please refer to "MBM29QM64DF" Datasheet in Detailed Function

(Continued)

- FCRAM<sup>™</sup> \*<sup>3</sup>
- Power Dissipation Operating : 30 mA Max


Standby : 100 µA Max

• Power Down Mode Sleep : 10 μA Max

4M Partial : 45  $\mu$ A Max

- 8M Partial : 55  $\mu$ A Max
- 16M Partial: 70 µA Max
- Power Down Control by CE2r
- Byte Write Control: LB(DQ7 to DQ0), UB(DQ15 to DQ8)
- 8 words Page Access Capability
- \*1: FlexBank<sup>™</sup> is a trademark of Fujitsu Limited, Japan.
- \*2: Embedded Erase<sup>™</sup> and Embedded Program<sup>™</sup> are trademarks of Advanced Micro Devices, Inc.
- \*3: Mobile FCRAM<sup>™</sup> is a trademark of Fujitsu Limited, Japan.


#### ■ PIN ASSIGNMENT



#### ■ PIN DESCRIPTION

Pin name	Input/ Output	Description				
A <sub>20</sub> to A <sub>0</sub>	I	Address Inputs (Common)				
A <sub>21</sub>	I	Address Input (Flash)				
DQ15 to DQ0	I/O	Data Inputs/Outputs (Common)				
CEf	I	Chip Enable (Flash)				
CE1r	I	Chip Enable (FCRAM)				
CE2r	I	Chip Enable (FCRAM)				
OE	I	Output Enable (Common)				
WE	I	Write Enable (Common)				
RY/BY	0	Ready/Busy Output (Flash) Open Drain Output				
UB	I	Upper Byte Control (FCRAM)				
LB	I	Lower Byte Control (FCRAM)				
RESET	I	Hardware Reset Pin/Sector Protection Unlock (Flash)				
WP/ACC	I	Write Protect / Acceleration (Flash)				
N.C.		No Internal Connection				
Vss	Power	Device Ground (Common)				
Vccf	Power	Device Power Supply (Flash)				
Vccr	Power	Device Power Supply (FCRAM)				

#### BLOCK DIAGRAM



#### ■ DEVICE BUS OPERATIONS

Operation*1, *2	CEf	CE1r	CE2r	OE	WE	LB	UB	A <sub>21</sub> to A <sub>0</sub>	DQ7 to DQ0	DQ <sub>15</sub> to DQ <sub>8</sub>	RESET	WP/ACC*9
Full Standby	Н	Н	Н	Х	Х	Х	Х	Х	High-Z	High-Z	Н	Х
Output Disable*3	Н	L	н	н	н	х	х	X*8	High-Z	High-Z	н	х
	L	Н		п	п	^	^	Χο	rigi-z	nign-z		^
Read from Flash*4	L	Н	Н	L	Н	Х	Х	Valid	Dout	Dout	Н	Х
Write to Flash	L	Н	Н	Н	L	Х	Х	Valid	Din	DIN	Н	Х
						L	L		Din	DIN		
Read from FCRAM	Н	L	Н	L	н	Н	L	Valid	High-Z	DIN	Н	Х
						L	Н		Din	High-Z		
FCRAM No Read	Н	L	Н	L	Н	Н	Н	Valid	High-Z	High-Z	Н	Х
						L	L		Din	DIN		
Write to FCRAM	Н	L	н	H*7	L	Н	L	Valid	High-Z	DIN	н	Х
						L	Н		Din	High-Z		
FCRAM No Write	Н	L	Н	H*7	L	Н	Н	Valid	High-Z	High-Z	Н	Х
Flash Temporary Sector Group Unprotection*5	х	х	х	х	х	Х	Х	Х	х	х	Vid	Х
Flash Hardware Reset	Х	Н	Н	Х	Х	Х	Х	Х	High-Z	High-Z	L	Х
Flash Boot Block Sector Write Protection	х	х	х	х	х	Х	Х	Х	х	х	х	L
FCRAM Power Down*6	Х	Х	L	Х	Х	Х	Х	Х	Х	Х	Х	Х

Legend: L = V<sub>IL</sub>, H = V<sub>IH</sub>, X can be either V<sub>IL</sub> or V<sub>IH</sub>, High-Z = High Impedance. See **D**C CHARACTERISTICS for voltage levels.

- \*1 : Other operations except for indicated this column are inhibited.
- \*2: Do not apply for two or more states of the following conditions at the same time;
  - $\overline{CE}f = V_{IL}$
  - $\overline{CE}$ 1r = V<sub>IL</sub> and CE2r = V<sub>IH</sub>
- \*3 : Should not be kept FCRAM Output Disable condition longer than 1µs.
- \*4 :  $\overline{WE}$  can be V<sub>IL</sub> if  $\overline{OE}$  is V<sub>IL</sub>,  $\overline{OE}$  at V<sub>IH</sub> initiates the write operations.
- \*5 : It is also used for the extended sector group protections.
- \*6 : FCRAM Power Down mode can be entered from Standby state and all DQ pins are in High-Z state. Data retention depends on the selection of Power Down Program. Please refer to "Power Down Program" in FCRAM Characteristics part.
- \*7: OE can be VL during Write operation if the following conditions are satisfied;
  - 1) Write pulse is initiated by CE1r (refer to CE1r Controlled Write timing), or cycle time of the previous operation cycle is satisfied.
  - 2) OE stays V<sub>IL</sub> during Write cycle.
- \*8 : Can be either VIL or VIH but must be valid before Read or Write.
- \*9 : Protect "outer most" 2x8K bytes (4 words) on both ends of the boot block sectors.

#### ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rat	Unit	
Falalletei	Symbol	Min	Max	Unit
Storage Temperature	Tstg	-55	+125	°C
Ambient Temperature with Power Applied	TA	-30	+85	°C
Voltage with Respect to Ground All pins	Vin, Vout	-0.3	Vccf + 0.3	V
except RESET, WP/ACC *1	VIN, V001	-0.5	Vccr + 0.3	V
Vccf/Vccr Supply *1	Vccf, Vccr	-0.3	+3.3	V
RESET *2	Vin	-0.5	+ 13.0	V
WP/ACC *3	Vin	-0.5	+10.5	V

\*1 Minimum DC voltage on input or I/O pins is –0.3 V. During voltage transitions, input or I/O pins may undershoot Vss to –1.0 V for periods of up to 5 ns. Maximum DC voltage on input or I/O pins is Vccf + 0.3 V or Vccr + 0.3V. During voltage transitions, input or I/O pins may overshoot to Vccf + 2.0 V or Vccr + 1.0 V for periods of up to 5 ns.

\*2: Minimum DC input voltage on RESET pin is –0.5 V. During voltage transitions RESET pins may undershoot Vss to –2.0 V for periods of up to 20 ns. Voltage difference between input and supply voltage (VN-Vccf) does not exceed +9.0 V. Maximum DC input voltage on RESET pins is +13.0 V which may overshoot to +14.0 V for periods of up to 20 ns.

- \*3: Minimum DC input voltage on WP/ACC pin is -0.5 V. During voltage transitions, WP/ACC pin may undershoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC input voltage on WP/ACC pin is +10.5 V which may overshoot to +12.0 V for periods of up to 20 ns, when Vccf is applied.
- WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

#### ■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Value	Unit	
Parameter	Symbol	Min	Max	Unit
Ambient Temperature	Та	-30	+85	°C
Vccf/Vccr Supply Voltages	Vccf, Vccr	+2.7	+3.1	V

Note: Operating ranges define those limits between which the functionality of the device is guaranteed.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

#### ■ DC CHARACTERISTICS

Denemeter	Sym-	Que dition o			Value		11
Parameter	bol	Conditions		Min	Тур	Max	Unit
Input Leakage Current	lu	VIN = Vss to Vccf, Vccr	-1.0	—	+1.0	μΑ	
Output Leakage Current	ILO	Vout = Vss to Vccf, Vccr, O	utput Disable	-1.0	—	+1.0	μΑ
RESET Inputs Leakage Current (Flash)	Ілт	$Vccf = Vccf Max, \overline{RESET} =$	= 12.5 V	—	—	35	μA
WP/ACC Acceleration Program Cur- rent (Flash)	Ilia	Vccf = Vccf Max, WP/ACC	C = Vacc Max		_	20	mA
Flash Vcc Active Current *1,*6	lcc₁f	$\overline{CE}f = V_{IL}, \overline{OE} = V_{IH}, f = 10$	) MHz	_	—	45	mA
(Initial/Random Read)	ICCII	$\overline{CE}f = V_{IL}, \overline{OE} = V_{IH}, f = 5$	MHz		—	20	mA
Flash Vcc Active Current *2	Icc <sub>2</sub> f	$\overline{CE}f = V_{IL}, \overline{OE} = V_{IH}$		—	—	25	mA
Flash Vcc Current (Page Mode) *9,*6	lcc₃f	$\overline{CE}f = V_{IL}, \overline{OE} = V_{IH}, f = 40$	) MHz			10	mA
Flash Vcc Active Current <sup>*5,*6</sup> (Read-While-Program)	lcc₄f	$\overline{CE}f = V_{IL}, \overline{OE} = V_{IH}$			—	45	mA
Flash Vcc Active Current <sup>*5,*6</sup> (Read-While-Erase)	lcc5f	$\overline{CE}f = V_{IL}, \overline{OE} = V_{IH}$	$\overline{CE}f = V_{IL}, \overline{OE} = V_{IH}$				mA
Flash Vcc Active Current* <sup>5,*6</sup> (Erase-Suspend-Program)	Icc6f	$\overline{CE}f = V_{IL}, \overline{OE} = V_{IH}$		_	25	mA	
Flash Vcc Current (Standby) *6	Isb1f	$\frac{V_{ccf} = V_{ccf} Max, \overline{CE}f = V_{cc}}{\overline{RESET} = V_{ccf} \pm 0.3 V,}$ WP/ACC =V_{ccf} \pm 0.3 V		1	5	μA	
Flash Vcc Current (Standby, Reset) *6	Isb2f	Vccf = Vccf Max, RESET=	= Vss ±0.3 V	_	1	5	μA
Flash Vcc Current (Automatic Sleep Mode)*3	lsвзf	$\frac{V_{ccf} = V_{ccf} Max, \overline{CE}f = V_{sc}}{RESET} = V_{cc}f \pm 0.3 V,$ VIN = Vccf $\pm 0.3 V$ or Vssf $\pm 0.3 V$ or Vssf{} \pm 0.3 V or Vssf $\pm 0.3 V$ or Vssf{} \pm 0.3 V or Vssf $\pm 0.3 V$ or Vssf{} \pm 0.3 V or Vssf{} \pm 0.3		_	1	5	μA
FCRAM Vcc Active Current *6, *8	lcc1r	<u>Vcc</u> r = Vccr Max, CE1r = Vi∟, CE2r = Viн,	t <sub>RC</sub> / t <sub>WC</sub> =Min	_	—	30	mA
	lcc2r	$V_{IN} = V_{IH} \text{ or } V_{IL},$ $I_{OUT} = 0 \text{ mA}^{*7}$	t <sub>RC</sub> / t <sub>WC</sub> =1µs		—	3	
FCRAM Vcc Page Read Current *6, *8	lcc3r	$\frac{V_{CC}r = V_{CC}r \text{ Max, } V_{IN} = V_{IH}}{CE1r = V_{IL}, CE2r = V_{IH}, I_{OL}}$ tprc=Min	_	—	10	mA	
FCRAM Vcc Standby Current *6, *8	Isb1 <b>r</b>	$ \begin{array}{l} V_{\rm CC}r = V_{\rm CC}r \; Max, \\ V_{\rm IN} \leq 0.2V \; or \geq V_{\rm CC}r - 0.2 \\ \hline $		_	100	μΑ	
	Iddpsr		Sleep	_	—	10	μΑ
FCRAM Vcc Power Down Current *6, *8	IDDP4 <b>r</b>	$V_{ccr} = V_{ccr} Max,$	4M Partial		_	45	μΑ
	Iddp8r	CE2r <u>&lt;</u> 0.2V, Vıℕ = Vı⊦ or Vı∟	8M Partial			55	μΑ
	IDDP16		16M Partial	_		70	μΑ

(Continued)

Parameter	Sym-	Conditions			Value		Unit
Farameter	bol	Conditions		Min	Тур	Max	Unit
Input Low Level	VIL	_	_			Vcc×0.2	V
Input High Level	Vін	_	Vcc×0.8		Vcc+0.2	V	
Voltage for Sector Protection, and Temporary Sector Unprotection (RESET) *4	Vid		11.5	12	12.5	V	
Voltage for WP/ACC Sector Protection/Unprotection and Program Acceleration *4	Vacc	_		8.5	9.0	9.5	V
Output Low Voltage Level	Vo∟f	Vccf = Vccf Min, Io∟=4.0 mA	Flash	—	—	0.4	V
	Volr	Vccr = Vccr Min, Io∟ =1.0mA	FCRAM	—	—	0.4	V
	Vонf	Vccf = Vccf Min, Iон=–2.0 mA	Flash	2.4	—	_	V
Output High Voltage Level	Vон <b>r</b>	Vccr = Vccr Min, Iон=–0.5 mA	FCRAM	2.4	_	_	V
Flash Low Vccf Lock-Out Voltage	Vlko	—	1	2.3	2.4	2.5	V

\*1: The Icc current listed includes both the DC operating current and the frequency dependent component.

\*2: Icc active while Embedded Algorithm (program or erase) is in progress.

\*3: Automatic sleep mode enables the low power mode when address remains stable for 150 ns.

\*4: Applicable for only Vccf applying.

- \*5: Embedded Algorithm (program or erase) is in progress. (@5 MHz)
- \*6: Vcc indicates lower of Vccf or Vccr.
- \*7: FCRAM Characteristics are measured after following POWER-UP timing.

\*8: IOUT depends on the output load conditions.


\*9: Address except A<sub>2</sub>, A<sub>1</sub> and A<sub>0</sub> are fixed.

#### ■ AC CHARACTERISTICS

#### • CE Timing

Parameter	Syn	nbol	Condition	Va	Unit		
Falameter	JEDEC	Standard	Condition	Min	Max	Unit	
CE Recover Time	—	tccr	_	0	—	ns	
CE Hold Time	—	<b>t</b> CHOLD	—	3	—	ns	
CE1r High to WE Invalid time for Standby Entry	_	<b>t</b> снwx	_	10	_	ns	

#### • Timing Diagram for alternating RAM to Flash



Please refer to "■64 M PAEG FLASH MEMORY CHARACTERISTICS for MCP".


#### • FCRAM Characteristics

Please refer to "■32 M FCRAM CHARACTERISTICS for MCP".

#### ■ 64 M PAEG FLASH MEMORY CHARACTERISTICS for MCP

#### 1. Flexible Sector-erase Architecture on FLASH MEMORY

- Sixteen 4K words, and one hundred twenty-six 32 K words.
- · Individual-sector, multiple-sector, or bulk-erase capability.



Bank		Bank 1	Bank 2				
Splits	Volume	Combination	Volume	Combination			
1	8 Mbit	Bank A	56 Mbit	Remainder (Bank B, C, D)			
2	24 Mbit	Bank B	40 Mbit	Remainder (Bank A, C, D)			
3	24 Mbit	Bank C	40 Mbit	Remainder (Bank A, B, D)			
4	8 Mbit	Bank D	56 Mbit	Remainder (Bank A, B, C)			

#### • FlexBank<sup>™</sup> Architecture

#### • Example of Virtual Banks Combination

Bank		Ba	nk 1		Ba	ank 2
Splits	Volume	Combination	Sector Size	Volume	Combination	Sector Size
					Bank B	
			$8 \times 8$ Kbyte/4 Kword		+	$8 \times 8$ Kbyte/4 Kword
1	8 Mbit	Bank A	+	56 Mbit	Bank C	+
			15 × 64 Kbyte/32 Kword		+	$111 \times 64$ Kbyte/32 Kword
					Bank D	
		Bank A	16 × 8 Kbyte/4 Kword		Bank B	
2	16 Mbit	+	+	48 Mbit	+	$96 \times 64$ Kbyte/32 Kword
		Bank D	$30 \times 64$ Kbyte/32 Kword		Bank C	
					Bank A	
					+	$16 \times 8$ Kbyte/4 Kword
3	24 Mbit	Bank B	48 × 64 Kbyte/32 Kword	40 Mbit	Bank C	+
					+	$78 \times 64$ Kbyte/32 Kword
					Bank D	
		Bank A	8 × 8 Kbyte/4 Kword		Bank C	8 × 8 Kbyte/4 Kword
4	32 Mbit	+	+	32 Mbit	+	+
		Bank B	$63 \times 64$ Kbyte/32 Kword		Bank D	$63 \times 64$ Kbyte/32 Kword

Note : When multiple sector erase over several banks is operated, the system cannot read out of the bank to which a sector being erased belongs. For example, suppose that erasing is taking place at both Bank A and Bank B, neither Bank A nor Bank B is read out (they would output the sequence flag once they were selected.) Meanwhile the system would get to read from either Bank C or Bank D.

#### Simultaneous Operation

Case	Bank 1 Status	Bank 2 Status				
1	Read mode	Read mode				
2	Read mode	Autoselect mode				
3	Read mode	Program mode				
4	Read mode	Erase mode *				
5	Autoselect mode	Read mode				
6	Program mode	Read mode				
7	Erase mode *	Read mode				

\*: By writing erase suspend command on the bank address of sector being erased, the erase operation gets suspended so that it enables reading from or programming the remaining sectors.

Note: Bank 1 and Bank 2 are divided for the sake of convenience at Simultaneous Operation. Actually, the Bank consists of 4 banks, Bank A, Bank B, Bank C and Bank D. Bank Address (BA) meant to specify each of the Banks.

#### • Sector Address Tables

					S	ector /	Addres	SS				Address Range
Bank	Sector	Bank Address										Ward Mada
		<b>A</b> 21	<b>A</b> 20	<b>A</b> 19	<b>A</b> 18	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	<b>A</b> 14	<b>A</b> 13	<b>A</b> 12	Word Mode
	SA0	0	0	0	0	0	0	0	0	0	0	000000h to 000FFFh
	SA1	0	0	0	0	0	0	0	0	0	1	001000h to 001FFFh
	SA2	0	0	0	0	0	0	0	0	1	0	002000h to 002FFFh
	SA3	0	0	0	0	0	0	0	0	1	1	003000h to 003FFFh
	SA4	0	0	0	0	0	0	0	1	0	0	004000h to 004FFFh
	SA5	0	0	0	0	0	0	0	1	0	1	005000h to 005FFFh
	SA6	0	0	0	0	0	0	0	1	1	0	006000h to 006FFFh
	SA7	0	0	0	0	0	0	0	1	1	1	007000h to 007FFFh
	SA8	0	0	0	0	0	0	1	Х	Х	Х	008000h to 00FFFFh
	SA9	0	0	0	0	0	1	0	Х	Х	Х	010000h to 017FFFh
	SA10	0	0	0	0	0	1	1	Х	Х	Х	018000h to 01FFFFh
Bank A	SA11	0	0	0	0	1	0	0	Х	Х	Х	020000h to 027FFFh
	SA12	0	0	0	0	1	0	1	Х	Х	Х	028000h to 02FFFFh
	SA13	0	0	0	0	1	1	0	Х	Х	Х	030000h to 037FFFh
	SA14	0	0	0	0	1	1	1	Х	Х	Х	038000h to 03FFFFh
	SA15	0	0	0	1	0	0	0	Х	Х	Х	040000h to 047FFFh
	SA16	0	0	0	1	0	0	1	Х	Х	Х	048000h to 04FFFFh
	SA17	0	0	0	1	0	1	0	Х	Х	Х	050000h to 057FFFh
	SA18	0	0	0	1	0	1	1	Х	Х	Х	058000h to 05FFFFh
	SA19	0	0	0	1	1	0	0	Х	Х	Х	060000h to 067FFFh
	SA20	0	0	0	1	1	0	1	Х	Х	Х	068000h to 06FFFFh
	SA21	0	0	0	1	1	1	0	Х	Х	Х	070000h to 077FFFh
	SA22	0	0	0	1	1	1	1	Х	Х	Х	078000h to 07FFFFh

Sector		k Add			Sector Address												
0400	-		ess														
0400	<b>A</b> 21	<b>A</b> <sub>20</sub>	<b>A</b> 19	<b>A</b> 18	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	<b>A</b> 14	<b>A</b> 13	<b>A</b> 12	Word Mode						
SA23	0	0	1	0	0	0	0	Х	Х	Х	080000h to 087FFFh						
SA24	0	0	1	0	0	0	1	Х	Х	Х	088000h to 08FFFFh						
SA25					090000h to 097FFFh												
SA26	0	0	1	0	0	1	1	Х	Х	Х	098000h to 09FFFFh						
SA27	0	0	1	0	1	0	0	Х	Х	Х	0A0000h to 0A7FFFh						
SA28	0	0	1	0	1	0	1	Х	Х	Х	0A8000h to 0AFFFFh						
SA29	0	0	1	0	1	1	0	Х	Х	Х	0B0000h to 0B7FFFh						
SA30	0	0	1	0	1	1	1	Х	Х	Х	0B8000h to 0BFFFFh						
SA31	0	0	1	1	0	0	0	Х	Х	Х	0C0000h to 0C7FFFh						
SA32	0	0	1	1	0	0	1	Х	Х	Х	0C8000h to 0CFFFFh						
SA33	0	0	1	1	0	1	0	Х	Х	Х	0D0000h to 0D7FFFh						
SA34	0	0	1	1	0	1	1	Х	Х	Х	0D8000h to 0DFFFFh						
SA35	0	0	1	1	1	0	0	Х	Х	Х	0E0000h to 0E7FFFh						
SA36	0	0	1	1	1	0	1	Х	Х	Х	0E8000h to 0EFFFFh						
SA37	0	0	1	1	1	1	0	Х	Х	Х	0F0000h to 0F7FFFh						
SA38	0	0	1	1	1	1	1	Х	Х	Х	0F8000h to 0FFFFFh						
SA39	0	1	0	0	0	0	0	Х	Х	Х	100000h to 107FFFh						
SA40	0	1	0	0	0	0	1	Х	Х	Х	108000h to 10FFFFh						
SA41	0	1	0	0	0	1	0	Х	Х	Х	110000h to 117FFFh						
SA42	0	1	0	0	0	1	1	Х	Х	Х	118000h to 11FFFFh						
SA43	0	1	0	0	1	0	0		Х	Х	120000h to 127FFFh						
SA44	0	1	0	0	1	0	1		Х	Х	128000h to 12FFFFh						
	0	1	0	0	1	1	0				130000h to 137FFFh						
	0	1	0	0	1	1	1			Х	138000h to 13FFFFh						
	0	1	0	1	0	0	0			Х	140000h to 147FFFh						
	0		-		-	-	1				148000h to 14FFFFh						
	0	1	-		-	-					150000h to 157FFFh						
	0	1	-		-		-				158000h to 15FFFFh						
	-		-		-						160000h to 167FFFh						
	-		-			-	-				168000h to 16FFFFh						
	-		-			-	-				170000h to 177FFFh						
	-		-				-				178000h to 17FFFFh						
	-		-								180000h to 187FFFh						
	-			-	-	-	-				188000h to 18FFFFh						
	-			-	-	-					190000h to 197FFFh						
	-			-	-		-				198000h to 19FFFFh						
	-			-	-						1A0000h to 1A7FFFh						
											1A8000h to 1AFFFFh						
	-			-							1B0000h to 1B7FFFh						
	-			-							1B8000h to 1BFFFFh						
											1C0000h to 1C7FFFh						
											1C8000h to 1CFFFFh						
	-				-	-					1D0000h to 1D7FFFh						
	-						-				1D8000h to 1DFFFFh						
											1E0000h to 1E7FFFh						
	-					-											
											1E8000h to 1EFFFFh						
											1F0000h to 1F7FFFh 1F8000h to 1FFFFFh						
	SA28        SA29        SA30        SA31        SA32        SA33        SA34        SA35        SA36        SA37        SA38        SA39        SA40        SA41        SA42	SA28      0        SA29      0        SA30      0        SA31      0        SA32      0        SA33      0        SA34      0        SA35      0        SA36      0        SA37      0        SA38      0        SA37      0        SA38      0        SA36      0        SA37      0        SA38      0        SA39      0        SA40      0        SA41      0        SA42      0        SA43      0        SA44      0        SA45      0        SA46      0        SA45      0        SA46      0        SA45      0        SA50      0        SA51      0        SA52      0        SA53      0        SA54      0        SA55      0   SA56      0	SA28      0      0        SA29      0      0        SA30      0      0        SA31      0      0        SA32      0      0        SA32      0      0        SA33      0      0        SA33      0      0        SA34      0      0        SA35      0      0        SA36      0      0        SA36      0      0        SA37      0      0        SA38      0      0        SA39      0      1        SA40      0      1        SA41      0      1        SA43      0      1        SA44      0      1        SA45      0      1        SA46      0      1        SA47      0      1        SA48      0      1        SA50      0      1        SA51      0      1        SA52      0      1	SA28      0      0      1        SA29      0      0      1        SA30      0      0      1        SA30      0      0      1        SA31      0      0      1        SA32      0      0      1        SA33      0      0      1        SA33      0      0      1        SA34      0      0      1        SA35      0      0      1        SA36      0      0      1        SA37      0      0      1        SA38      0      0      1        SA39      0      1      0        SA40      0      1      0        SA41      0      1      0        SA42      0      1      0        SA44      0      1      0        SA45      0      1      0        SA46      0      1      0        SA51      0      1      0 </td <td>SA28      0      0      1      0        SA29      0      0      1      0        SA30      0      0      1      1        SA31      0      0      1      1        SA32      0      0      1      1        SA33      0      0      1      1        SA33      0      0      1      1        SA33      0      0      1      1        SA34      0      0      1      1        SA35      0      0      1      1        SA36      0      0      1      1        SA37      0      0      1      1        SA38      0      0      1      1        SA39      0      1      0      0        SA44      0      1      0      0        SA44      0      1      0      1        SA46      0      1      0      1        SA44      0</td> <td>SA28    0    0    1    0    1      SA30    0    0    1    0    1      SA31    0    0    1    1    0      SA31    0    0    1    1    0      SA32    0    0    1    1    0      SA33    0    0    1    1    0      SA33    0    0    1    1    1      SA33    0    0    1    1    1      SA34    0    0    1    1    1      SA35    0    0    1    1    1      SA36    0    0    1    1    1      SA35    0    0    1    1    1      SA36    0    1    0    0    0      SA37    0    1    0    0    0      SA38    0    1    0    0    0      SA44    0    1    0    0    1      SA44    0</td> <td>SA28      0      0      1      0      1      0        SA29      0      0      1      0      1      1        SA30      0      0      1      1      0      1      1        SA31      0      0      1      1      0      0      1        SA32      0      0      1      1      0      1      1      0      0        SA33      0      0      1      1      0      1      1      0      1        SA35      0      0      1      1      1      1      0        SA36      0      0      1      1      1      1      1        SA38      0      0      1      1      1      1      1        SA38      0      0      1      0      0      0      0        SA44      0      1      0      0      1      0      1      0        SA44      0      1</td> <td>SA28      0      0      1      0      1      0      1        SA29      0      0      1      0      1      1      1      0        SA30      0      0      1      1      0      1      1      0      0        SA31      0      0      1      1      0      0      1        SA32      0      0      1      1      0      1      1        SA33      0      0      1      1      0      1      1        SA34      0      0      1      1      0      1      1        SA35      0      0      1      1      1      1      1      1        SA36      0      0      1      1      0      1      0      1        SA37      0      0      1      0      0      0      1      1        SA41      0      1      0      0      0      1      1      0</td> <td>SA28      0      0      1      0      1      0      1      X        SA29      0      0      1      0      1      1      1      0      X        SA30      0      0      1      0      1      1      0      X        SA31      0      0      1      1      0      0      1      X        SA32      0      0      1      1      0      1      X        SA33      0      0      1      1      0      1      X        SA34      0      0      1      1      1      0      X        SA35      0      0      1      1      1      1      X        SA36      0      0      1      1      1      1      1      X        SA37      0      0      1      0      0      0      0      X        SA41      0      1      0      0      1      1      X  <td>SA28      0      0      1      0      1      0      1      X      X        SA30      0      0      1      0      1      1      1      X      X        SA30      0      0      1      0      1      1      1      X      X        SA31      0      0      1      1      0      0      1      X      X        SA33      0      0      1      1      0      1      X      X        SA33      0      0      1      1      0      1      X      X        SA35      0      0      1      1      1      0      X      X        SA36      0      0      1      1      1      1      X      X        SA37      0      0      1      0      0      0      X      X        SA43      0      1      0      0      1      X      X        SA441      0</td><td>SA28      0      0      1      0      1      X      X      X        SA30      0      0      1      0      1      1      1      X      X      X        SA30      0      0      1      0      1      1      1      X      X      X        SA31      0      0      1      1      0      0      X      X      X        SA33      0      0      1      1      0      1      X      X      X        SA33      0      0      1      1      0      1      X      X      X        SA35      0      0      1      1      0      0      X      X      X        SA36      0      0      1      1      1      1      1      1      X      X      X        SA38      0      0      1      0      0      0      1      X      X      X        SA40      1      <t< td=""></t<></td></td>	SA28      0      0      1      0        SA29      0      0      1      0        SA30      0      0      1      1        SA31      0      0      1      1        SA32      0      0      1      1        SA33      0      0      1      1        SA33      0      0      1      1        SA33      0      0      1      1        SA34      0      0      1      1        SA35      0      0      1      1        SA36      0      0      1      1        SA37      0      0      1      1        SA38      0      0      1      1        SA39      0      1      0      0        SA44      0      1      0      0        SA44      0      1      0      1        SA46      0      1      0      1        SA44      0	SA28    0    0    1    0    1      SA30    0    0    1    0    1      SA31    0    0    1    1    0      SA31    0    0    1    1    0      SA32    0    0    1    1    0      SA33    0    0    1    1    0      SA33    0    0    1    1    1      SA33    0    0    1    1    1      SA34    0    0    1    1    1      SA35    0    0    1    1    1      SA36    0    0    1    1    1      SA35    0    0    1    1    1      SA36    0    1    0    0    0      SA37    0    1    0    0    0      SA38    0    1    0    0    0      SA44    0    1    0    0    1      SA44    0	SA28      0      0      1      0      1      0        SA29      0      0      1      0      1      1        SA30      0      0      1      1      0      1      1        SA31      0      0      1      1      0      0      1        SA32      0      0      1      1      0      1      1      0      0        SA33      0      0      1      1      0      1      1      0      1        SA35      0      0      1      1      1      1      0        SA36      0      0      1      1      1      1      1        SA38      0      0      1      1      1      1      1        SA38      0      0      1      0      0      0      0        SA44      0      1      0      0      1      0      1      0        SA44      0      1	SA28      0      0      1      0      1      0      1        SA29      0      0      1      0      1      1      1      0        SA30      0      0      1      1      0      1      1      0      0        SA31      0      0      1      1      0      0      1        SA32      0      0      1      1      0      1      1        SA33      0      0      1      1      0      1      1        SA34      0      0      1      1      0      1      1        SA35      0      0      1      1      1      1      1      1        SA36      0      0      1      1      0      1      0      1        SA37      0      0      1      0      0      0      1      1        SA41      0      1      0      0      0      1      1      0	SA28      0      0      1      0      1      0      1      X        SA29      0      0      1      0      1      1      1      0      X        SA30      0      0      1      0      1      1      0      X        SA31      0      0      1      1      0      0      1      X        SA32      0      0      1      1      0      1      X        SA33      0      0      1      1      0      1      X        SA34      0      0      1      1      1      0      X        SA35      0      0      1      1      1      1      X        SA36      0      0      1      1      1      1      1      X        SA37      0      0      1      0      0      0      0      X        SA41      0      1      0      0      1      1      X <td>SA28      0      0      1      0      1      0      1      X      X        SA30      0      0      1      0      1      1      1      X      X        SA30      0      0      1      0      1      1      1      X      X        SA31      0      0      1      1      0      0      1      X      X        SA33      0      0      1      1      0      1      X      X        SA33      0      0      1      1      0      1      X      X        SA35      0      0      1      1      1      0      X      X        SA36      0      0      1      1      1      1      X      X        SA37      0      0      1      0      0      0      X      X        SA43      0      1      0      0      1      X      X        SA441      0</td> <td>SA28      0      0      1      0      1      X      X      X        SA30      0      0      1      0      1      1      1      X      X      X        SA30      0      0      1      0      1      1      1      X      X      X        SA31      0      0      1      1      0      0      X      X      X        SA33      0      0      1      1      0      1      X      X      X        SA33      0      0      1      1      0      1      X      X      X        SA35      0      0      1      1      0      0      X      X      X        SA36      0      0      1      1      1      1      1      1      X      X      X        SA38      0      0      1      0      0      0      1      X      X      X        SA40      1      <t< td=""></t<></td>	SA28      0      0      1      0      1      0      1      X      X        SA30      0      0      1      0      1      1      1      X      X        SA30      0      0      1      0      1      1      1      X      X        SA31      0      0      1      1      0      0      1      X      X        SA33      0      0      1      1      0      1      X      X        SA33      0      0      1      1      0      1      X      X        SA35      0      0      1      1      1      0      X      X        SA36      0      0      1      1      1      1      X      X        SA37      0      0      1      0      0      0      X      X        SA43      0      1      0      0      1      X      X        SA441      0	SA28      0      0      1      0      1      X      X      X        SA30      0      0      1      0      1      1      1      X      X      X        SA30      0      0      1      0      1      1      1      X      X      X        SA31      0      0      1      1      0      0      X      X      X        SA33      0      0      1      1      0      1      X      X      X        SA33      0      0      1      1      0      1      X      X      X        SA35      0      0      1      1      0      0      X      X      X        SA36      0      0      1      1      1      1      1      1      X      X      X        SA38      0      0      1      0      0      0      1      X      X      X        SA40      1 <t< td=""></t<>						

		Sector Address										Address Range
Bank	Sector	Ban	k Add	ress								Word Mode
		<b>A</b> 21	<b>A</b> <sub>20</sub>	<b>A</b> 19	<b>A</b> 18	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	<b>A</b> 14	<b>A</b> 13	<b>A</b> 12	
	SA71	1	0	0	0	0	0	0	Х	Х	Х	200000h to 207FFFh
								208000h to 20FFFFh				
	SA73		210000h to 217FFFh									
	SA74	1	0	0	0	0	1	1	Х	Х	Х	218000h to 21FFFFh
	SA75	1	0	0	0	1	0	0	Х	Х	Х	220000h to 227FFFh
	SA76	1	0	0	0	1	0	1	Х	Х	Х	228000h to 22FFFFh
	SA77	1	0	0	0	1	1	0	Х	Х	Х	230000h to 237FFFh
	SA78	1	0	0	0	1	1	1	Х	Х	Х	238000h to 23FFFFh
	SA79	1	0	0	1	0	0	0	Х	Х	Х	240000h to 247FFFh
	SA80	1	0	0	1	0	0	1	Х	Х	Х	248000h to 24FFFFh
	SA81	1	0	0	1	0	1	0	Х	Х	Х	250000h to 257FFFh
	SA82	1	0	0	1	0	1	1	Х	Х	Х	258000h to 25FFFFh
	SA83	1	0	0	1	1	0	0	Х	Х	Х	260000h to 267FFFh
	SA84	1	0	0	1	1	0	1	Х	Х	Х	268000h to 26FFFFh
	SA85	1	0	0	1	1	1	0	Х	Х	Х	270000h to 277FFFh
	SA86	1	0	0	1	1	1	1	Х	Х	Х	278000h to 27FFFFh
	SA87	1	0	1	0	0	0	0	Х	Х	Х	280000h to 287FFFh
	SA88	1	0	1	0	0	0	1	Х	Х	Х	288000h to 28FFFFh
	SA89	1	0	1	0	0	1	0	Х	Х	Х	290000h to 297FFFh
	SA90	1	0	1	0	0	1	1	Х	Х	Х	298000h to 29FFFFh
	SA91	1	0	1	0	1	0	0	Х	Х	Х	2A0000h to 2A7FFFh
	SA92	1	0	1	0	1	0	1	Х	Х	Х	2A8000h to 2AFFFFh
	SA93	1	0	1	0	1	1	0	Х	Х	Х	2B0000h to 2B7FFFh
Bank C	SA94	1	0	1	0	1	1	1	Х	Х	Х	2B8000h to 2BFFFFh
Dalik C	SA95	1	0	1	1	0	0	0	Х	Х	Х	2C0000h to 2C7FFFh
	SA96	1	0	1	1	0	0	1	Х	Х	Х	2C8000h to 2CFFFFh
	SA97	1	0	1	1	0	1	0	Х	Х	Х	2D0000h to 2D7FFFh
	SA98	1	0	1	1	0	1	1	Х	Х	Х	2D8000h to 2DFFFFh
	SA99	1	0	1	1	1	0	0	Х	Х	Х	2E0000h to 2E7FFFh
	SA100	1	0	1	1	1	0	1	Х	Х	Х	2E8000h to 2EFFFFh
	SA101	1	0	1	1	1	1	0	Х	Х	Х	2F0000h to 2F7FFFh
	SA102	1	0	1	1	1	1	1	Х	Х	Х	2F8000h to 2FFFFFh
	SA103	1	1	0	0	0	0	0	Х	Х	Х	300000h to 307FFFh
	SA104	1	1	0	0	0	0	1	Х	Х	Х	308000h to 30FFFFh
	SA105	1	1	0	0	0	1	0	Х	Х	Х	310000h to 317FFFh
	SA106	1	1	0	0	0	1	1	Х	Х	Х	318000h to 31FFFFh
	SA107	1	1	0	0	1	0	0	Х	Х	Х	320000h to 327FFFh
	SA108	1	1	0	0	1	0	1	Х	Х	Х	328000h to 32FFFFh
	SA109	1	1	0	0	1	1	0	Х	Х	Х	330000h to 337FFFh
	SA110	1	1	0	0	1	1	1	Х	Х	Х	338000h to 33FFFFh
	SA111	1	1	0	1	0	0	0	Х	Х	Х	340000h to 347FFFh
	SA112	1	1	0	1	0	0	1	Х	Х	Х	348000h to 34FFFFh
	SA113	1	1	0	1	0	1	0	Х	Х	Х	350000h to 357FFFh
	SA114	1	1	0	1	0	1	1	Х	Х	Х	358000h to 35FFFFh
	SA115	1	1	0	1	1	0	0	Х	Х	Х	360000h to 367FFFh
	SA116	1	1	0	1	1	0	1	Х	Х	Х	368000h to 36FFFFh
	SA117	1	1	0	1	1	1	0	Х	Х	Х	370000h to 377FFFh
	SA118	1	1	0	1	1	1	1	Х	Х	Х	378000h to 37FFFFh

					S	ector /	Addres	SS				Address Range			
Bank	Sector	Ban	k Add	ress								Ward Mada			
		<b>A</b> 21	<b>A</b> 20	<b>A</b> 19	<b>A</b> 18	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	<b>A</b> 14	<b>A</b> 13	<b>A</b> 12	Word Mode			
	SA119	1	1	1	0	0	0	0	Х	Х	Х	380000h to 387FFFh			
	SA120	1	1	1	0	0	0	1	Х	Х	Х	388000h to 38FFFFh			
	SA121	1	1	1	0	0	1	0	Х	Х	Х	390000h to 397FFFh			
	SA122	1	1	1	0	0	1	1	Х	Х	Х	398000h to 39FFFFh			
	SA123	1	1	1	0	1	0	0	Х	Х	Х	3A0000h to 3A7FFFh			
	SA124	1	1	1	0	1	0	1	Х	Х	Х	3A8000h to 3AFFFFh			
	SA125	1	1	1	0	1	1	0	Х	Х	Х	3B0000h to 3B7FFFh			
	SA126	1	1	1	0	1	1	1	Х	Х	Х	3B8000h to 3BFFFFh			
	SA127	1	1	1	1	0	0	0	Х	Х	Х	3C0000h to 3C7FFFh			
	SA128	1	1	1	1	0	0	1	Х	Х	Х	3C8000h to 3CFFFFh			
	SA129	1	1	1	1	0	1	0	Х	Х	Х	3D0000h to 3D7FFFh			
Bank D	SA130	1	1	1	1	0	1	1	Х	Х	Х	3D8000h to 3DFFFFh			
	SA131	1	1	1	1	1	0	0	Х	Х	Х	3E0000h to 3E7FFFh			
	SA132	1	1	1	1	1	0	1	Х	Х	Х	3E8000h to 3EFFFFh			
	SA133	1	1	1	1	1	1	0	Х	Х	Х	3F0000h to 3F7FFFh			
	SA134	1	1	1	1	1	1	1	0	0	0	3F8000h to 3F8FFFh			
	SA135	1	1	1	1	1	1	1	0	0	1	3F9000h to 3F9FFFh			
	SA136	1	1	1	1	1	1	1	0	1	0	3FA000h to 3FAFFFh			
	SA137	1	1	1	1	1	1	1	0	1	1	3FB000h to 3FBFFFh			
	SA138	1	1	1	1	1	1	1	1	0	0	3FC000h to 3FCFFFh			
	SA139	1	1	1	1	1	1	1	1	0	1	3FD000h to 3FDFFFh			
	SA140	1	1	1	1	1	1	1	1	1	0	3FE000h to 3FEFFFh			
	SA141	1	1	1	1	1	1	1	1	1	1	3FF000h to 3FFFFFh			

#### • Sector Group Addresses

Sector Group			-	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Santara
Sector Group	A <sub>21</sub>	A <sub>20</sub>	A19	A <sub>18</sub>	<b>A</b> 17	A16	A15	<b>A</b> 14	A <sub>13</sub>	A <sub>12</sub>	SAO
SGA0	0	0	0	0	0	0	0	0	0	0	SA0
SGA1	0	0	0	0	0	0	0	0	0	1	SA1
SGA2	0	0	0	0	0	0	0	0	1	0	SA2
SGA3	0	0	0	0	0	0	0	0	1	1	SA3
SGA4	0	0	0	0	0	0	0	1	0	0	SA4
SGA5	0	0	0	0	0	0	0	1	0	1	SA5
SGA6	0	0	0	0	0	0	0	1	1	0	SA6
SGA7	0	0	0	0	0	0	0	1	1	1	SA7
						0	1				
SGA8	0	0	0	0	0	1	0	Х	Х	Х	SA8 to SA10
						1	1				
SGA9	0	0	0	0	1	Х	Х	Х	Х	Х	SA11 to SA14
SGA10	0	0	0	1	0	Х	Х	Х	Х	Х	SA15 to SA18
SGA11	0	0	0	1	1	Х	Х	Х	Х	Х	SA19 to SA22
SGA12	0	0	1	0	0	Х	Х	Х	Х	Х	SA23 to SA26
SGA13	0	0	1	0	1	Х	Х	Х	Х	Х	SA27 to SA30
SGA14	0	0	1	1	0	Х	Х	Х	Х	Х	SA31 to SA34
SGA15	0	0	1	1	1	Х	Х	Х	Х	Х	SA35 to SA38
SGA16	0	1	0	0	0	Х	Х	Х	Х	Х	SA39 to SA42
SGA17	0	1	0	0	1	Х	Х	Х	Х	Х	SA43 to SA46
SGA18	0	1	0	1	0	X	X	X	X	X	SA47 to SA50
SGA19	0	1	0	1	1	X	X	X	X	X	SA51 to SA54
SGA20	0	1	1	0	0	X	X	X	X	X	SA55 to SA58
SGA20	0	1	1	0	1	X	X	X	X	X	SA59 to SA62
SGA21	0	1	1	1	0	X	X	X	X	X	SA63 to SA62
SGA22 SGA23	0	1	1	1	1	X	X	X	X	X	SA67 to SA70
SGA23			0	0	0						SA07 to SA70 SA71 to SA74
	1	0				X	X	X	X	X	
SGA25	1	0	0	0	1	X	X	X	X	X	SA75 to SA78
SGA26	1	0	0	1	0	X	X	X	X	X	SA79 to SA82
SGA27	1	0	0	1	1	X	X	X	X	X	SA83 to SA86
SGA28	1	0	1	0	0	Х	Х	Х	Х	Х	SA87 to SA90
SGA29	1	0	1	0	1	Х	Х	Х	Х	Х	SA91 to SA94
SGA30	1	0	1	1	0	Х	Х	Х	Х	Х	SA95 to SA98
SGA31	1	0	1	1	1	Х	Х	Х	Х	Х	SA99 to SA102
SGA32	1	1	0	0	0	Х	Х	Х	Х	Х	SA103 to SA106
SGA33	1	1	0	0	1	Х	Х	Х	Х	Х	SA107 to SA110
SGA34	1	1	0	1	0	Х	Х	Х	Х	Х	SA111 to SA114
SGA35	1	1	0	1	1	Х	Х	Х	Х	Х	SA115 to SA118
SGA36	1	1	1	0	0	Х	Х	Х	Х	Х	SA119 to SA122
SGA37	1	1	1	0	1	Х	Х	Х	Х	Х	SA123 to SA126
SGA38	1	1	1	1	0	Х	Х	Х	Х	Х	SA127 to SA130
						0	0				
SGA39	1	1	1	1	1	0	1	х	х	х	SA131 to SA133
						1	0				
SGA40	1	1	1	1	1	1	1	0	0	0	SA134
SGA41	1	1	1	1	1	1	1	0	0	1	SA135
SGA42	1	1	1	1	1	1	1	0	1	0	SA136
SGA43	1	1	1	1	1	1	1	0	1	1	SA137
SGA44	1	1	1	1	1	1	1	1	0	0	SA138
SGA45	1	1	1	1	1	1	1	1	0	1	SA139
SGA45	1	1	1	1	1	1	1	1	1	0	SA139
SGA40	1	1	1	1	1	1	1	1	1	1	SA140 SA141
3GA41	I	I	I			I	I	I	I	I	JA141

Туре	A21 to A12	A <sub>6</sub>	A₅	<b>A</b> 4	A₃	<b>A</b> 2	<b>A</b> 1	A	Code (HEX)
Manufacture's Code	BA	VIL	х	х	VIL	VIL	Vı∟	VIL	04h
Device Code	BA	VIL	х	х	VIL	VIL	VIL	Vін	227Eh
Extended Device Code*2	BA	VIL	х	х	Vін	Vін	Vін	VIL	2215h
Extended Device Code -	BA	VIL	х	х	Vін	Vін	Vін	Vін	2201h
Sector Group Protection <sup>*1</sup>	Sector Group Addresses	Vil	Vін	Vін	Vн	Vil	Vін	Vil	01h <sup>*1</sup>

#### Flash Memory Autoselect Codes

\*1:Sector Group can be protected by "Sector Group Protection", "Extended Sector Group Protection" and "New Sector Protection (PPB Protection)".

Outputs 01h at protected sector group addresses and outputs 00h at unprotected sector group addresses.

\*2:A read cycle at address (BA) 01h outputs device code. When 227Eh is output, it indicates that two additional codes, called Extended Device Codes, will be required. Therefore the system may continue reading out these Extended Device Codes at the address of (BA) 0Eh, as well as at (BA) 0Fh

Command Sequence	Bus Write Cy- cles	First Write		Seco Bu Write	IS	Third Write		Fourth Read/ Cyc	Write	Fifth Write		Sixth Write		Seve Bu Write	IS
	Req'd	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data
Read/Reset *1	2	XXXh	F0h	RA	RD	_	_	_	_	_	_	_	-	_	_
Read/Reset *1	4	555h	AAh	2AAh	55h	555h	F0h	RA	RD				_		_
Autoselect	3	555h	AAh	2AAh	55h	(BA) 555h	90h	_	_	_	_	_	_	_	_
Program	4	555h	AAh	2AAh	55h	555h	A0h	PA	PD					_	_
Chip Erase	6	555h	AAh	2AAh	55h	555h	80h	555h	AAh	2AAh	55h	555h	10h		_
Sector Erase	6	555h	AAh	2AAh	55h	555h	80h	555h	AAh	2AAh	55h	SA	30h		_
Program/Erase Suspend	1	BA	B0h				_	_	_		_			_	_
Program/Erase Resume	1	BA	30h	_	_	_	_	_	_	_	_	_		_	_
Set to Fast Mode	3	555h	AAh	2AAh	55h	555h	20h	_	_	_	_	_	_	_	_
Fast Program *2	2	XXXh	A0h	PA	PD		_	_	_				_		_
Reset from Fast Mode *2	2	BA	90h	XXXh	F0h*6	_	_	_	_	_		_		_	—
Extended Sector Group Protection*3	4	XXXh	60h	SGA	60h	SGA	40h	SGA	SD	_	_	_		_	_
Query *4	1	(BA) 55h	98h	_	_	_	_	_	_	_	_	_		_	_
HiddenROM Entry	3	555h	AAh	2AAh	55h	555h	88h	_	_					_	_
HiddenROM Program *⁵	4	555h	AAh	2AAh	55h	555h	A0h	(HRA) PA	PD	_	_	_		_	_
HiddenROM Exit * <sup>5</sup>	4	555h	AAh	2AAh	55h	(HRBA) 555h	90h	XXXh	00h	_		_		_	—
HiddenROM Protect *5	6	555h	AAh	2AAh	55h	555h	60h	OPBP	68h	OPBP	48h	XXXh	RD(0)	_	_
								XX0h	PD0				_		_
Password	4	555h	AAh	2AAh	55h	555h	38h	XX1h	PD1		_		_	_	_
Program *7	-	00011		<i>בראר</i> וו	0011	00011	5011	XX2h	PD2			_	—	_	_
								XX3h	PD3	_	_	_	_	_	_
Password Unlock	7	555h	AAh	2AAh	55h	555h	28h	XX0h	PD0	XX1h	PD1	XX2h	PD2	XX3h	PD3
Password Verify	4	555h	AAh	2AAh	55h	555h	C8h	PWA	PWD		_	—	_	—	_

#### • Flash Memory Command Definitions

#### (Continued)

Command Sequence	Bus Write Cy- cles	First Bus Write Cycle		Second Bus Write Cycle		Third Write		Fourth Read/ Cyc	Write	Fifth Write		Sixth Write		Seve Bu Write	IS
	Req'd	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data
Password Mode Locking Bit Program	6	555h	AAh	2AAh	55h	555h	60h	PL	68h	PL	48h	XXh	RD(0)	_	_
Persistent Protec- tion Mode Locking Bit Program	6	555h	AAh	2AAh	55h	555h	60h	SPML	68h	SPML	48h	XXh	RD(0)	_	_
PPB Program	6	555h	AAh	2AAh	55h	555h	60h	SA+WP	68h	SA+WP	48h	XXh	RD(0)		_
PPB Verify	4	555h	AAh	2AAh	55h	555h	90h	SA+x02	RD(0)		_	_	_		_
All PPB Erase *8	6	555h	AAh	2AAh	55h	555h	60h	SA+WP	60h	SA+WP	40h	XXh	RD(0)		_
PPB Lock Bit Set	3	555h	AAh	2AAh	55h	555h	78h	_	_		_	_	_	_	_
PPB Lock Bit Verify	4	555h	AAh	2AAh	55h	555h	58h	SA	RD(1)	_		_	_	_	_
DPB Write	4	555h	AAh	2AAh	55h	555h	48h	SA	X1h		_	_	_	_	
DPB Erase	4	555h	AAh	2AAh	55h	555h	48h	SA	X0h		_	_			_
DPB Verify	4	555h	AAh	2AAh	55h	555h	58h	SA	RD(0)	_	—	_	—	_	—

#### Legend:

RA = Address of the memory location to be read

PA = Address of the memory location to be programmed

Addresses are latched on the falling edge of the write pulse.

SA = Address of the sector

BA = Bank Address

- RD = Data read from location RA during read operation.
- PD = Data to be programmed at location PA. Data is latched on the rising edge of write pulse.
- SGA = Sector group address to be protected. Set sector group address and  $(A_6, A_5, A_4, A_3, A_2, A_1, A_0)$ = (0, 1, 1, 1, 0, 1, 0)
- SD = Sector group protection verify data. Output 01h at protected sector group addresses and output 00h at unprotected sector group addresses.
- HRA = Address of the HiddenROM area (000000h to 00007Fh)
- HRBA = Bank Address of the HiddenROM area ( $A_{21} = A_{20} = A_{19} = V_{IL}$ )
- $RD(0) = DQ_0$  data,  $RD(1) = DQ_1$  data. PPB Lock bit is read on  $DQ_1$  and PPB or DPB are read on  $DQ_0$ . If set,  $DQ_0/DQ_1=1$ . If cleared,  $DQ_0/DQ_1=0$ .
- $OPBP = (A_6, A_5, A_4, A_3, A_2, A_1, A_0)$  is (X, 0, 1, 1, 0, 1, 0)
- SLA = Address of the sector to be locked. Set sector address (SA) and either A<sub>6</sub> = 1 for unlocked or A<sub>6</sub> = 0 for locked
- PWA/PWD = Password Address/Password Data
- $PL = (A_6, A_5, A_4, A_3, A_2, A_1, A_0) \text{ is } (X, 0, 0, 1, 0, 1, 0)$
- SPML = (A<sub>6</sub>, A<sub>5</sub>, A<sub>4</sub>, A<sub>3</sub>, A<sub>2</sub>, A<sub>1</sub>, A<sub>0</sub>) is (X, 0, 1, 0, 0, 1, 0)
- $WP = (A_6, A_5, A_4, A_3, A_2, A_1, A_0) \text{ is } (X, 1, 1, 1, 0, 1, 0)$

- \*1: Both of these reset commands are equivalent.
- \*2: This command is valid during Fast Mode.
- \*3: This command is valid while  $\overline{\text{RESET}} = V_{\text{ID.}}$
- \*4: The valid addresses are A<sub>6</sub> to A<sub>0</sub>.
- \*5: This command is valid during HiddenROM mode.
- \*6: The data "00h" is also acceptable.
- \*7: Data before fourth cycle also need to be programmed repearting from first cycle to third cycle.
- \*8: RD(0) of the sixth cycle shows PPB erase status. When RD(0) is "1", programming must be repeated from the beginning of first cycle to the fourth cycle; both fifth and the sixth validate full completion of erase.
- Notes : Address bits A<sub>21</sub> to A<sub>11</sub> = X = "H" or "L" for all address commands except for PA, SA, BA, SGA, OPBP, SLA, PWA, PL, SPML, WP.
  - Bus operations are defined in "■ DEVICE BUS OPERATIONS".
  - The system should generate the following address patterns: 555h or 2AAh to addresses A10 to A0
  - Both Read/Reset commands are functionally equivalent, resetting the device to the read mode.
  - Command combinations not described in Command Definitions table are illegal.

#### 2. AC Characteristics

• Read Only Operations Characteristics

Deremeter	Syn	nbol	Condition	Val	ue*	l Init
Parameter	JEDEC	Standard	Condition	Min	Max	Unit
Read Cycle Time	<b>t</b> avav	trc	_	65	—	ns
Address to Output Delay	<b>t</b> avqv	tacc	$\frac{\overline{CE}f}{OE} = V_{IL}$	_	65	ns
Page Read Cycle Time		<b>t</b> PRC	_	25		ns
Page Address to Output Delay	_	<b>t</b> PACC	$\frac{\overline{CE}f}{OE} = V_{IL}$	_	25	ns
Chip Enable to Output Delay	<b>t</b> elqv	tce	$\overline{OE} = V_{IL}$	_	65	ns
Output Enable to Output Delay	<b>t</b> GLQV	toe	_	_	25	ns
Chip Enable to Output High-Z	<b>t</b> ehqz	tdf	_	_	25	ns
Output Enable to Output High-Z	t <sub>GHQZ</sub>	tdf	_		25	ns
Output Hold Time From Address, CEf or OE, Whichever Occurs First	taxqx	tон	_	4	_	ns
RESET Pin Low to Read Mode	—	<b>t</b> ready	_	_	20	ns

\* : Test Conditions: Output Load:Vccf =2.7 V to 3.1 V:1 TTL gate and 30 pF

Input rise and fall times: 5 ns Input pulse levels: 0.0 V to Vccf Timing measurement reference level Input: 0.5 × Vccf Output: 0.5 × Vccf

#### • Write (Erase/Program) Operations

-	<b>N</b>	Syı	mbol		Value	Value	
P	Parameter	JEDEC	Standard	Min	Тур	Мах	Unit
Write Cycle Time	9	<b>t</b> avav	twc	65	_	—	ns
Address Setup T	ime	<b>t</b> avwl	tas	0	_	_	ns
Address Setup T Toggle Bit Polling	ime to OE Low During	_	taso	12	_		ns
Address Hold Tir	ne	twlax	tан	45	_	_	ns
Address Hold Tir During Toggle Bit	ne from CEf or OE High t Polling	_	tант	0	_		ns
Data Setup Time	•	tovwн	tos	35		—	ns
Data Hold Time		<b>t</b> whdx	tdн	0	—	—	ns
Output Enable	Read		toru	0		—	ns
Hold Time	Toggle and Data Polling		tоен	10		—	ns
CE High During	Toggle Bit Polling		tсерн	20	_	—	ns
OE High During	Toggle Bit Polling		toeph	20	_	—	ns
Read Recover Ti	me Before Write	<b>t</b> GHWL	<b>t</b> GHWL	0		—	ns
Read Recover Ti	me Before Write	<b>t</b> GHEL	tghel	0	_	—	ns
CE Setup Time		<b>t</b> elwL	tcs	0	_	—	ns
WE Setup Time		twlel	tws	0		_	ns
CE Hold Time		twнен	tсн	0		_	ns
WE Hold Time		tенwн	twн	0		_	ns
Write Pulse Widt	h	twlwн	twp	35		_	ns
CE Pulse Width		<b>t</b> eleh	t <sub>CP</sub>	35		_	ns
Write Pulse Widt	h High	tw∺w∟	twpн	30		—	ns
CE Pulse Width I	High	tehel	tсрн	30		—	ns
Word Programmi	ing Operation	twhwh1	twhwh1	—	6	—	μs
Sector Erase Op	eration*1	<b>t</b> whwh2	<b>t</b> wнwн2		0.5	_	S
Vcc Setup Time			tvcs	50		—	μs
Rise Time to VAC	c* <sup>2</sup>	_	<b>t</b> vaccr	500		_	ns


(Continued)

Parameter	Syr	nbol		Unit		
Falameter	JEDEC	Standard	Min	Тур	Max	Unit
Recover Time from RY/BY	_	trв	0		—	ns
RESET Pulse Width	_	t <sub>RP</sub>	500		_	ns
RESET High Level Period Before Read	—	tкн	200		_	ns
Program/Erase Valid to RY/BY Delay	—	tBUSY	_	_	90	ns
Delay Time from Embedded Output Enable	—	<b>t</b> eoe	—		65	ns
Erase Time-out Time	—	tтоw	50		—	ns
Erase Suspend Transition Time		tspd			20	ns


\*1 : This does not include the preprogramming time.


\*2 : This timing is for Accelerated Program operation.


• Read Operation Timing Diagram




• Page Read Operation Timing Diagram









Alternate WE Controlled Program Operation Timing Diagram











#### Data Polling during Embedded Algorithm Operation Timing Diagram




• AC Waveforms for Toggle Bit I during Embedded Algorithm Operations




#### • Bank-to-Bank Read/Write Timing Diagram

• DQ<sub>2</sub> vs. DQ<sub>6</sub>





• RY/BY Timing Diagram during Program/Erase Operation Timing Diagram



# MB84VP23481FK-70


## • RESET, RY/BY Timing Diagram






• Temporary Sector Group Unprotection Timing Diagram

## MB84VP23481FK-70



### • Extended Sector Group Protection Timing Diagram

Accelerated Program Timing Diagram



3. Erase and Programming Performance

Deveneder		Limits		l lm:t	Commente
Parameter	Min	Тур	Max	Unit	Comments
Sector Erase Time	_	0.5	2.0	S	Excludes programming time prior to erasure
Word Programming Time	_	6	100	μs	Excludes system-level overhead
Chip Programming Time		25.2	95	S	Excludes system-level overhead
Erase/Program Cycle	100,000	_		cycle	—

Note Typical Erase conditions  $T_A = +25^{\circ}C$ , Vccf = 2.9 VTypical Program conditions  $T_A = +25^{\circ}C$ , Vccf = 2.9 V, Data = Checker

## ■ 32 M FCRAM CHARACTERISTICS for MCP

#### 1. Power Down (32M Page Mode FCRAM)

#### • Power Down (32M Page mode FCRAM)

The Power Down is to enter low power idle state when CE2r stays Low.

The 32M page mode FCRAM has four power down mode, Sleep, 4M Partial, 8M Partial, and 16M Partial. These can be programmed by series of read/write operation. Each mode has following features.

Mode	Data Retention	Retention Address
Sleep (default)	No	N/A
4M Partial	4M bit	00000h to 3FFFFh
8M Partial	8M bit	00000h to 7FFFFh
16M Partial	16M bit	00000h to FFFFFh

The default state is Sleep and it is the lowest power consumption but all data will be lost once CE2r is brought to Low for Power Down. It is not required to program to Sleep mode after power-up.

#### • Power Down Program Sequence (32M Page mode FCRAM)

The program requires total 6 read/write operation with unique address and data. Between each read/write operation requires that device be in standby mode. Following table shows the detail sequence.

Cycle #	Operation	Address	Data
1st	Read	1FFFFh (MSB)	Read Data (RDa)
2nd	Write	1FFFFh	RDa
3rd	Write	1FFFFh	RDa
4th	Write	1FFFFh	0000h
5th	Write	1FFFFh	Data Key
6th	Read	Address Key	Read Data (RDb)

The first cycle is to read from most significant address (MSB).

The second and third cycle are to write back the data (RDa) read by first cycle. If the third cycle is written into the different address, the program is cancelled and the data written by the second or third cycle is valid as a normal write operation.

The forth and fifth cycle is to write the data key for program. The data of forth cycle must be all 0's and data of fifth cycle is a data key for mode selection. If the forth cycle is written into different address, the program is also cancelled.

The last cycle is to read from specific address key for mode selection. The both data key written by fifth cycle and address key must be the same mode for proper programming.

Once this program sequence is performed from a Partial mode to other Partial mode, the write data may be lost. So, it should perform this program prior to regular read/write operation if Partial mode is used.

### • Address Key (32M Page mode FCRAM)

The address key has following format.

Mode		Address						
Mode	<b>A</b> 20	<b>A</b> 19	A <sub>18</sub> to A <sub>0</sub>	Binary				
Sleep (default)	1	1	1	1FFFFFh				
4M Partial	0	1	1	0FFFFFh				
8M Partial	1	0	1	17FFFFh				
16M Partial	0	0	1	07FFFFh				

### • Data Key (32M Page mode FCRAM)

The data key has following format.

Mode	Data						
	DQ <sub>15</sub> to DQ <sub>8</sub>	DQ7 to DQ2	DQ <sub>1</sub>	DQ₀			
Sleep (default)	0	0	1	1			
4M Partial	0	0	1	0			
8M Partial	0	0	0	1			
16M Partial	0	0	0	0			

The upper byte of data code may be ignored and it is just for recommendation to write 0's to upper byte for future compatibility.

### 2. AC Characteristics

• READ OPERATION (32M Page mode FCRAM)

Devemeter	Cumhal	V	alue	11:4	Remarks	
Parameter	Symbol -	Min	Мах	Unit		
Read Cycle Time	trc	70	1000	ns	*1, *2	
CE1r Access Time	tce	_	70	ns	*3	
OE Access Time	toe	—	40	ns	*3	
Address Access Time	taa	_	70	ns	*3, *5	
LB / UB Access Time	tва		30	ns	*3	
Page Address Access Time	<b>t</b> PAA	_	18	ns	*3, *6	
Page Read Cycle Time	tprc	25	1000	ns	*1, *6, *7	
Output Data Hold Time	tон	5	—	ns	*3	
CE1r Low to Output Low-Z	tcLz	3	—	ns	*4	
OE Low to Output Low-Z	tolz	0	—	ns	*4	
LB / UB Low to Output Low-Z	t <sub>BLZ</sub>	0	—	ns	*4	
CE1r High to Output High-Z	tснz		20	ns	*4	
OE High to Output High-Z	tонz		20	ns	*4	
LB / UB High to Output High-Z	tвнz		20	ns	*4	
Address Setup Time to CE1r Low	tasc	-5	—	ns		
Address Setup Time to OE Low	taso	10	—	ns		
Address Invalid Time	tax	_	10	ns	*5, *8	
Page Address Invalid Time	<b>t</b> AXP	_	10	ns	*6, *8	
Address Hold Time from CE1r High	tснан	-5	—	ns	*9	
Address Hold Time from OE High	tонан	-5	—	ns		
CE1r High Pulse Width	tср	15	—	ns		

\*1 : Maximum value is applicable if CE1r is kept at Low without change of address input of A<sub>20</sub> to A<sub>3</sub>. If needed by system operation, please contact local FUJITSU representative for the relaxation of 1μs limitation.

- \*2 : Address should not be changed within minimum tRC.
- \*3 : The output load 30 pF.
- \*4 : The output load 5 pF without any other load.
- \*5 : Applicable to  $A_{20}$  to  $A_3$  when  $\overline{CE}$ 1r is kept at Low.
- \*6 : Applicable only to A<sub>2</sub>, A<sub>1</sub> and A<sub>0</sub> when  $\overline{CE1r}$  is kept at Low for the page address access.
- \*7 : In case Page Read Cycle is continued with keeping  $\overline{CE}1r$  stays Low,  $\overline{CE}1r$  must be brought to High within 4 µs. In other words, Page Read Cycle must be closed within 4 µs.
- \*8 : Applicable when at least two of address inputs among applicable are switched from previous state.
- \*9 : trc(Min) and tPRC(Min) must be satisfied.

#### • WRITE OPERATION (32M Page mode FCRAM)

Parameter	Symbol	Va	lue	Unit	Notes
Farameter	Symbol	Min	Мах	Unit	notes
Write Cycle Time	twc	70	1000	ns	*1, *2
Address Setup Time	tas	0	—	ns	*2
CE1r Write Pulse Width	tcw	45	—	ns	*3
WE Write Pulse Width	twp	45	—	ns	*3
LB / UB Write Pulse Width	tвw	45	—	ns	*3
CE1r Write Recovery Time	twrc	15	—	ns	*4
WE Write Recovery Time	twr	15	1000	ns	*4
LB / UB Write Recovery Time	t <sub>BR</sub>	15	1000	ns	*4
Data Setup Time	tos	20	—	ns	
Data Hold Time	tон	0	—	ns	
Address Invalid Time after Write	taxw		10	ns	*5
OE High to CE1r Low Setup Time for Write	tонс∟	-5	—	ns	*6
OE High to Address Setup Time for Write	toes	0	_	ns	*7
LB and UB Write Pulse Overlap	tвwo	20	—	ns	
CE1r High Pulse Width	tcp	15		ns	

\*1 : Maximum value is applicable if  $\overline{CE}$ 1r is kept at Low without any address change. If the relaxation is needed by system operation, please contact local FUJITSU representative for the relaxation of 1  $\mu$ s limitation.

\*2 : Minimum value must be equal or greater than the sum of write pulse (tcw, twp or tbw) and write recovery time (twrc, twr or tbr).

- \*3 : Write pulse is defined from High to Low transition of  $\overline{CE}1r$ ,  $\overline{WE}$ , or  $\overline{LB} / \overline{UB}$ , whichever occurs last.
- \*4 : Write recovery is defined from Low to High transition of  $\overline{CE}1r$ ,  $\overline{WE}$ , or  $\overline{LB} / \overline{UB}$ , whichever occurs first.

\*5 : Applicable to any address change when  $\overline{CE}$ 1r stays Low.

\*6 : If  $\overline{OE}$  is Low after minimum toHCL, read cycle is initiated. In other word,  $\overline{OE}$  must be brought to High within 5ns after  $\overline{CE1}r$  is brought to Low. Once read cycle is initiated, new write pulse should be input after minimum trc is met.

\*7 : If  $\overline{OE}$  is Low after new address input, read cycle is initiated. In other word,  $\overline{OE}$  must be brought to High at the same time or before new address valid. Once read cycle is initiated, new write pulse should be input after minimum trc is met.

#### • POWER DOWN PARAMETERS (32M Page mode FCRAM)

Parameter	Symbol	Value		Unit	Remarks
Faianelei	Symbol	Min	Max	Unit	Remarks
CE2r Low Setup Time for Power Down Entry	<b>t</b> csp	10		ns	
CE2r Low Hold Time after Power Down Entry	t <sub>C2LP</sub>	70	_	ns	
CE1r High Hold Time following CE2r High after Power Down Exit [SLEEP mode only]	tснн	300	_	μs	*1
CE1r High Hold Time following CE2r High after Power Down Exit [not in SLEEP mode]	tсннр	1	_	μs	*2
CE1r High Setup Time following CE2r High after Power Down Exit	tснs	0	_	ns	

\*1 : Applicable also to power-up.

\*2 : Applicable when 4M, 8M, and 16M Partial mode is programmed.

#### • OTHER TIMING PARAMETERS (32M Page mode FCRAM)


Parameter	Symbol	Value		Unit	Remarks
r al ameter	Symbol	Min	Мах	Onic	itema ka
CE1r High to OE Invalid Time for Standby Entry	tснох	10	—	ns	
CE1r High to WE Invalid Time for Standby Entry	<b>t</b> chwx	10	—	ns	*1
CE1r High Hold Time following CE2r High after Power-up	tснн	300		μs	
Input Transition Time	t⊤	1	25	ns	*2

\*1 : Some data might be written into any address location if tcHWX(Min) is not satisfied.


\*2 : The Input Transition Time (t<sub>τ</sub>) at AC testing is 5 ns as shown in below. If actual t<sub>τ</sub> is longer than 5 ns, it may violate AC specification of some timing parameters.

#### • AC TEST CONDITIONS (32M Page mode FCRAM)

Description	Symbol	Test Setup	Value	Unit	Remarks
Input High Level	Vih	—	Vccr	V	
Input Low Level	VIL	—	Vss	V	
Input Timing Measurement Level	Vref	—	Vcc <b>r × 0.5</b>	V	
Input Transition Time	t⊤	Between Vi∟ and Viн	5	ns	




Note : CE2r and  $\overline{\text{WE}}$  must be High for entire read cycle.



## • READ Timing #2 (OE & Address Access) (32M Page FCRAM)


Note : CE2r and  $\overline{WE}$  must be High for entire read cycle.

# MB84VP23481FK-70




## • READ Timing #3 (LB / UB Byte Access) (32M Page FCRAM)

Note : CE2r and  $\overline{\text{WE}}$  must be High for entire read cycle.




## • READ Timing #4 (Page Address Access after CE1r Control Access) (32M Page FCRAM)

Note : CE2r, and  $\overline{\text{WE}}$  must be High for entire read cycle.




#### • READ Timing #5 (Random and Page Address Access) (32M Page FCRAM)

Note : CE2r, and  $\overline{WE}$  must be High for entire read cycle. Either or both  $\overline{LB}$  and  $\overline{UB}$  must be Low when both  $\overline{CE1r}$  and  $\overline{OE}$  are Low.




• WRITE Timing #1 (Basic Timing) (32M Page FCRAM)

Note : CE2r must be High for write cycle.




Note : CE2r must be High for write cycle.




## • WRITE Timing #3-1 (WE / LB / UB Byte Write Control) (32M Page FCRAM)

Note : CE2r must be High for write cycle.




• WRITE Timing #3-2 (WE / LB / UB Byte Write Control) (32M Page FCRAM)

Note : CE2r must be High for write cycle.




## • WRITE Timing #3-3 (WE / LB / UB Byte Write Control) (32M Page FCRAM)

Note : CE2r must be High for write cycle.




## • WRITE Timing #3-4 (WE / LB / UB Byte Write Control) (32M Page FCRAM)

Note : CE2r must be High for write cycle.




## • READ / WRITE Timing #1-1 (CE1r Control) (32M Page FCRAM)

Note : Write address is valid from either  $\overline{CE}$ 1r or  $\overline{WE}$  of last falling edge.




## • READ / WRITE Timing #1-2 (CE1r / WE / OE Control) (32M Page FCRAM)

Note :  $\overline{OE}$  can be Low fixed in write operation under  $\overline{CE}$ 1r control  $\overline{RD}$ - $\overline{WR}$ - $\overline{RD}$  operation.



## • READ / WRITE Timing #2 (OE, WE Control) (32M Page FCRAM)


Note :  $\overline{CE}$ 1r can be tied to Low for  $\overline{WE}$  and  $\overline{OE}$  controlled operation. When  $\overline{CE}$ 1r is tied to Low, output is exclusively controlled by  $\overline{OE}$ .




## • READ / WRITE Timing #3 (OE, WE, LB, UB Control) (32M Page FCRAM)

Note :  $\overline{CE}$ 1r can be tied to Low for  $\overline{WE}$  and  $\overline{OE}$  controlled operation. When  $\overline{CE}$ 1r is tied to Low, output is exclusively controlled by  $\overline{OE}$ .

#### • POWER-UP Timing (32M Page FCRAM)




Note : The tCHH specifies after Vccr reaches specified minimum level and applicable both TE1r and CE2r.




#### • POWER DOWN Entry and Exit Timing

Note : This Power Down mode can be also used as a reset timing if POWER-UP timing above could not be satisfied and Power-Down program was not performed prior to this reset.

#### • Standby Entry Timing after Read or Write (32M Page FCRAM)



Note : Both t<sub>CHOX</sub> and t<sub>CHWX</sub> define the earliest entry timing for Standby mode. If either of timing is not satisfied, it takes t<sub>RC</sub> (Min) period for Standby mode from CE1r Low to High transition.



\*1 : The all address inputs must be High from Cycle #1 to #5. The address key must confirm the format specified in "■ 32 M FCRAM CHARACTERISTICS for MCP 1. Power Down Program Timing (32 M Page FCRAM) ". If not, the operation and data are not guaranteed.

- \*2 : The data key must confirm the format specified in "■ 32 M FCRAM CHARACTERISTICS for MCP 1. Power Down Program Timing (32 M Page FCRAM) ". If not, the operation and data are not guaranteed.
- \*3 : After tcp following Cycle #6, the Power Down Program is completed and returned to the normal operation.

### ■ PIN CAPACITANCE

Parameter	Symbol Condition		Value			Unit	
Farameter	Symbol	Condition	Min	Тур	Max	Unit	
Input Capacitance	CIN	V <sub>IN</sub> = 0		11.0	14.0	pF	
Output Capacitance	Соит	Vout = 0		12.0	16.0	pF	
Control Pin Capacitance	CIN2	V <sub>IN</sub> = 0		14.0	16.0	pF	
WP/ACC Pin Capacitance	Сімз	Vin = 0		21.5	26.0	pF	

Note: Test conditions  $T_A = +25^{\circ}C$ , f = 1.0 MHz


## HANDLING OF PACKAGE

Please handle this package carefully since the sides of package create acute angles.

## ■ CAUTION


- The high voltage (V<sub>ID</sub>) cannot apply to address pins and control pins except RESET. Exception is when autoselect and sector group protect function are used, then the high voltage (V<sub>ID</sub>) can be applied to RESET.
- Without the high voltage (V<sub>ID</sub>), sector group protection can be achieved by using "Extended Sector Group Protection" command.

## MB84VP23481FK-70



32Mega-bit(2M  $\times$  16-bit) Mobile FCRAM

### ■ PACKAGE DIMENSION



# FUJITSU LIMITED

#### All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

#### F0311 © FUJITSU LIMITED Printed in Japan