

# 4096MB DDR3 – SDRAM ECC UDIMM

240 Pin unbuffered ECC UDIMM

SGU04G72F1BB1SA-xxRT

4GByte in FBGA Technology

RoHS compliant

## Options:

- |                               |         |
|-------------------------------|---------|
| ▪ Data Rate / Latency         | Marking |
| DDR3 1066 MT/s CL7            | -BB     |
| DDR3 1333 MT/s CL9            | -CC     |
| DDR3 1600 MT/s CL11           | -DC     |
| ▪ Module Density              |         |
| 4096MB with 9 dies and 1 rank |         |

|                |                   |             |
|----------------|-------------------|-------------|
| Standard Grade | (T <sub>A</sub> ) | 0°C to 70°C |
|                | (T <sub>C</sub> ) | 0°C to 85°C |

\*) The refresh rate has to be doubled when 85°C < T<sub>C</sub> < 95°C

## Environmental Requirements:

- Operating temperature (ambient)  
Standard Grade 0°C to 70°C
- Operating Humidity  
10% to 90% relative humidity, noncondensing
- Operating Pressure  
105 to 69 kPa (up to 10000 ft.)
- Storage Temperature  
-55°C to 100°C
- Storage Humidity  
5% to 95% relative humidity, noncondensing
- Storage Pressure  
1682 PSI (up to 5000 ft.) at 50°C


## Features:

- 240-pin 72-bit DDR3 unbuffered Dual-In-Line Double Data Rate Synchronous DRAM module
- Module organization: single rank 512M x 72
- V<sub>DD</sub> = 1.5V ± 0.075V, V<sub>DDQ</sub> 1.5V ± 0.075V
- 1.5V I/O ( SSTL\_15 compatible)
- On-board I<sup>2</sup>C temperature sensor with integrated serial presence-detect (SPD) EEPROM (according to JEDEC JESD21C)
- This module is fully pin and functional compatible to the JEDEC PC3-12800 spec. and JEDEC- Standard MO-268. (see [www.jedec.org](http://www.jedec.org))
- The pcb and all components are manufactured according to the RoHS compliance specification [EU Directive 2002/95/EC Restriction of Hazardous Substances (RoHS)]

## DDR3 - SDRAM component Samsung K4B4G0846B

- 512Mx8 DDR3 SDRAM in PG-TFBGA-78 package
- 8-bit pre-fetch architecture
- Programmable CAS Latency, CAS Write Latency, Additive Latency, Burst Length and Burst Type.
- On-Die-Termination (ODT) and Dynamic ODT for improved signal integrity.
- Refresh, Self Refresh and Power Down Modes.
- ZQ Calibration for output driver and ODT.
- System Level Timing Calibration Support via Write Leveling and Multi Purpose Register (MPR) Read Pattern

Figure: mechanical dimensions<sup>1</sup>



This Swissbit module is an industry standard 240-pin 8-byte DDR3 SDRAM Dual-In-line Memory Module (UDIMM) which is organized as x72 high speed CMOS memory arrays. The module uses internally configured octal-bank DDR3 SDRAM devices. The module uses double data rate architecture to achieve high-speed operation. DDR3 SDRAM modules operate from a differential clock (CK and CK#). READ and WRITE accesses to a DDR3 SDRAM module is burst-oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. The burst length is either four or eight locations. An auto precharge function can be enabled to provide a self-timed row precharge that is initiated at the end of a burst access. The DDR3 SDRAM devices have a multibank architecture which allows a concurrent operation that is providing a high effective bandwidth. A self refresh mode is provided and a power-saving "power-down" mode. All inputs and all full drive-strength outputs are SSTL\_15 compatible.

The DDR3 SDRAM module uses the serial presence detect (SPD) function implemented via serial EEPROM using the standard I<sup>2</sup>C protocol. This nonvolatile storage device contains 256 bytes. The first 128 bytes are utilized by the DIMM manufacturer (Swissbit) to identify the module type, the module's organization and several timing parameters. The second 128 bytes are available to the end user.

### Module Configuration

| Organization | DDR3 SDRAMs used        | Row Addr. | Device Bank Addr. | Col. Addr. | Refresh | Module Bank Select |
|--------------|-------------------------|-----------|-------------------|------------|---------|--------------------|
| 512M x 72bit | 9 x 512M x 8bit (4Gbit) | 16        | BA0, BA1, BA2     | 10         | 8k      | S0#                |

| Module Dimensions                                |
|--------------------------------------------------|
| in mm                                            |
| 133.35 (long) x 30(high) x 2.70[max] (thickness) |

### Timing Parameters

| Part Number          | Module Density | Transfer Rate | Clock Cycle/Data bit rate | Latency  |
|----------------------|----------------|---------------|---------------------------|----------|
| SGU04G72F1BB1SA-BBRT | 4GByte         | 8.5 GB/s      | 1.87ns/1066MT/s           | 7-7-7    |
| SGU04G72F1BB1SA-CCRT | 4GByte         | 10.6 GB/s     | 1.5ns/1333MT/s            | 9-9-9    |
| SGU04G72F1BB1SA-DCRT | 4GByte         | 12.8 GB/s     | 1.25ns/1600MT/s           | 11-11-11 |

### Pin Name

|                         |                                                                                      |
|-------------------------|--------------------------------------------------------------------------------------|
| A0 – A9, A11, A13 – A15 | Address Inputs                                                                       |
| A10/AP                  | Address Input / Autoprecharge Bit                                                    |
| A12/BC                  | Address Input / Burst chop                                                           |
| BA0 – BA2               | Bank Address Inputs                                                                  |
| DQ0 – DQ63              | Data Input / Output                                                                  |
| CB0 – CB7               | Data check bits Input / Output                                                       |
| DM0 – DM8               | Input Data Mask                                                                      |
| DQS0 – DQS8             | Data Strobe, positive line                                                           |
| DQS0# - DQS8#           | Data Strobe, negative line (only used when differential data strobe mode is enabled) |
| RAS#                    | Row Address Strobe                                                                   |
| CAS#                    | Column Address Strobe                                                                |
| WE#                     | Write Enable                                                                         |
| CKE0                    | Clock Enable                                                                         |

|                    |                                                                                       |
|--------------------|---------------------------------------------------------------------------------------|
| S0#                | Chip Select                                                                           |
| CK0                | Clock Inputs, positive line                                                           |
| CK0#               | Clock Inputs, negative line                                                           |
| Event#             | Temperature event: The EVENT# pin is asserted by the temperature sensor when critical |
| V <sub>DD</sub>    | Supply Voltage (1.5V± 0.075V)                                                         |
| V <sub>REFDQ</sub> | Reference voltage: DQ, DM (V <sub>DD</sub> /2)                                        |
| V <sub>REFCA</sub> | Reference voltage: Control, command, and address (V <sub>DD</sub> /2)                 |
| V <sub>SS</sub>    | Ground                                                                                |
| V <sub>TT</sub>    | Termination voltage: Used for control, command, and address (V <sub>DD</sub> /2).     |
| V <sub>DDSPD</sub> | Serial EEPROM Positive Power Supply                                                   |
| SCL                | Serial Clock for Presence Detect                                                      |
| SDA                | Serial Data Out for Presence Detect                                                   |
| SA0 – SA2          | Presence Detect Address Inputs                                                        |
| ODT0               | On-Die Termination                                                                    |
| NC                 | No Connection                                                                         |

## Pin Configuration


| Frontside |                    |     |                 |     |                    |     |                 |     |                 |
|-----------|--------------------|-----|-----------------|-----|--------------------|-----|-----------------|-----|-----------------|
| PIN       | Symbol             | PIN | Symbol          | PIN | Symbol             | PIN | Symbol          | PIN | Symbol          |
| 1         | V <sub>REFDQ</sub> | 27  | DQ18            | 49  | NC                 | 75  | V <sub>DD</sub> | 101 | V <sub>SS</sub> |
| 2         | V <sub>SS</sub>    | 28  | DQ19            | 50  | CKE0               | 76  | NC(S1#)         | 102 | DQS6#           |
| 3         | DQ0                | 29  | V <sub>SS</sub> | 51  | V <sub>DD</sub>    | 77  | NC(RSVD/ODT1)   | 103 | DQS6            |
| 4         | DQ1                | 30  | DQ24            | 52  | BA2                | 78  | V <sub>DD</sub> | 104 | V <sub>SS</sub> |
| 5         | V <sub>SS</sub>    | 31  | DQ25            | 53  | NC(Err_Out#)       | 79  | NC(S2#)         | 105 | DQ50            |
| 6         | DQS0#              | 32  | V <sub>SS</sub> | 54  | V <sub>DD</sub>    | 80  | V <sub>SS</sub> | 106 | DQ51            |
| 7         | DQS0               | 33  | DQS3#           | 55  | A11                | 81  | DQ32            | 107 | V <sub>SS</sub> |
| 8         | V <sub>SS</sub>    | 34  | DQS3            | 56  | A7                 | 82  | DQ33            | 108 | DQ56            |
| 9         | DQ2                | 35  | V <sub>SS</sub> | 57  | V <sub>DD</sub>    | 83  | V <sub>SS</sub> | 109 | DQ57            |
| 10        | DQ3                | 36  | DQ26            | 58  | A5                 | 84  | DQS4#           | 110 | V <sub>SS</sub> |
| 11        | V <sub>SS</sub>    | 37  | DQ27            | 59  | A4                 | 85  | DQS4            | 111 | DQS7#           |
| 12        | DQ8                | 38  | V <sub>SS</sub> | 60  | V <sub>DD</sub>    | 86  | V <sub>SS</sub> | 112 | DQS7            |
| 13        | DQ9                | 39  | CB0             | 61  | A2                 | 87  | DQ34            | 113 | V <sub>SS</sub> |
| 14        | V <sub>SS</sub>    | 40  | CB1             | 62  | V <sub>DD</sub>    | 88  | DQ35            | 114 | DQ58            |
| 15        | DQS1#              | 41  | V <sub>SS</sub> | 63  | CK1                | 89  | V <sub>SS</sub> | 115 | DQ59            |
| 16        | DQS1               | 42  | DQS8#           | 64  | CK1#               | 90  | DQ40            | 116 | V <sub>SS</sub> |
| 17        | V <sub>SS</sub>    | 43  | DQS8            | 65  | V <sub>DD</sub>    | 91  | DQ41            | 117 | SA0             |
| 18        | DQ10               | 44  | V <sub>SS</sub> | 66  | V <sub>DD</sub>    | 92  | V <sub>SS</sub> | 118 | SCL             |
| 19        | DQ11               | 45  | CB2             | 67  | V <sub>REFCA</sub> | 93  | DQS5#           | 119 | SA2             |
| 20        | V <sub>SS</sub>    | 46  | CB3             | 68  | NC(Par_In)         | 94  | DQS5            | 120 | V <sub>TT</sub> |
| 21        | DQ16               | 47  | V <sub>SS</sub> | 69  | V <sub>DD</sub>    | 95  | V <sub>SS</sub> |     |                 |
| 22        | DQ17               | 48  | NC              | 70  | A10/ AP            | 96  | DQ42            |     |                 |
| 23        | V <sub>SS</sub>    |     |                 | 71  | BA0                | 97  | DQ43            |     |                 |
| 24        | DQS2#              |     |                 | 72  | V <sub>DD</sub>    | 98  | V <sub>SS</sub> |     |                 |
| 25        | DQS2               |     |                 | 73  | WE#                | 99  | DQ48            |     |                 |
| 26        | V <sub>SS</sub>    |     |                 | 74  | CAS#               | 100 | DQ49            |     |                 |

Signals in brackets (...) may be connected at the DIMM socket, but are not used on the DIMM

| Backside |                 |     |                 |     |                 |     |                 |     |                    |
|----------|-----------------|-----|-----------------|-----|-----------------|-----|-----------------|-----|--------------------|
| PIN      | Symbol          | PIN | Symbol          | PIN | Symbol          | PIN | Symbol          | PIN | Symbol             |
| 121      | V <sub>SS</sub> | 147 | DQ23            | 169 | NC(CKE1)        | 195 | ODT0            | 221 | DM6/DQS15          |
| 122      | DQ4             | 148 | V <sub>SS</sub> | 170 | V <sub>DD</sub> | 196 | A13             | 222 | NC(DQS15#)         |
| 123      | DQ5             | 149 | DQ28            | 171 | A15             | 197 | V <sub>DD</sub> | 223 | V <sub>SS</sub>    |
| 124      | V <sub>SS</sub> | 150 | DQ29            | 172 | A14             | 198 | NC(S3#)         | 224 | DQ54               |
| 125      | DM0/DQS9        | 151 | V <sub>SS</sub> | 173 | V <sub>DD</sub> | 199 | V <sub>SS</sub> | 225 | DQ55               |
| 126      | NC(DQS9#)       | 152 | DM3/DQS12       | 174 | A12/BC#         | 200 | DQ36            | 226 | V <sub>SS</sub>    |
| 127      | V <sub>SS</sub> | 153 | NC(DQS12#)      | 175 | A9              | 201 | DQ37            | 227 | DQ60               |
| 128      | DQ6             | 154 | V <sub>SS</sub> | 176 | V <sub>DD</sub> | 202 | V <sub>SS</sub> | 228 | DQ61               |
| 129      | DQ7             | 155 | DQ30            | 177 | A8              | 203 | DM4/DQS13       | 229 | V <sub>SS</sub>    |
| 130      | V <sub>SS</sub> | 156 | DQ31            | 178 | A6              | 204 | NC(DQS13#)      | 230 | DM7/DQS16          |
| 131      | DQ12            | 157 | V <sub>SS</sub> | 179 | V <sub>DD</sub> | 205 | V <sub>SS</sub> | 231 | NC(DQS16#)         |
| 132      | DQ13            | 158 | CB4             | 180 | A3              | 206 | DQ38            | 232 | V <sub>SS</sub>    |
| 133      | V <sub>SS</sub> | 159 | CB5             | 181 | A1              | 207 | DQ39            | 233 | DQ62               |
| 134      | DM1/DQS10       | 160 | V <sub>SS</sub> | 182 | V <sub>DD</sub> | 208 | V <sub>SS</sub> | 234 | DQ63               |
| 135      | NC(DQS10#)      | 161 | DM8/DQS17       | 183 | V <sub>DD</sub> | 209 | DQ44            | 235 | V <sub>SS</sub>    |
| 136      | V <sub>SS</sub> | 162 | NC(DQS17#)      | 184 | CK0             | 210 | DQ45            | 236 | V <sub>DDSPD</sub> |
| 137      | DQ14            | 163 | V <sub>SS</sub> | 185 | CK0#            | 211 | V <sub>SS</sub> | 237 | SA1                |
| 138      | DQ15            | 164 | CB6             | 186 | V <sub>DD</sub> | 212 | DM5/DQS14       | 238 | SDA                |
| 139      | V <sub>SS</sub> | 165 | CB7             | 187 | EVENT#          | 213 | NC(DQS14#)      | 239 | V <sub>SS</sub>    |
| 140      | DQ20            | 166 | V <sub>SS</sub> | 188 | A0              | 214 | V <sub>SS</sub> | 240 | V <sub>TT</sub>    |
| 141      | DQ21            | 167 | NC(TEST)        | 189 | V <sub>DD</sub> | 215 | DQ46            |     |                    |
| 142      | V <sub>SS</sub> | 168 | NC(RESET#)      | 190 | BA1             | 216 | DQ47            |     |                    |
| 143      | DM2/DQS11       |     |                 | 191 | V <sub>DD</sub> | 217 | V <sub>SS</sub> |     |                    |
| 144      | NC(DQS11#)      |     |                 | 192 | RAS#            | 218 | DQ52            |     |                    |
| 145      | V <sub>SS</sub> |     |                 | 193 | S0#             | 219 | DQ53            |     |                    |
| 146      | DQ22            |     |                 | 194 | V <sub>DD</sub> | 220 | V <sub>SS</sub> |     |                    |

Signals in brackets (...) may be connected at the DIMM socket, but are not used on the DIMM

# FUNCTIONAL BLOCK DIAGRAM 4096MB DDR3 SDRAM UDIMM, 1 RANK AND 9 COMPONENTS



# MAXIMUM ELECTRICAL DC CHARACTERISTICS

| PARAMETER/ CONDITION                                                                                                                                | SYMBOL            | MIN  | MAX   | UNITS   |
|-----------------------------------------------------------------------------------------------------------------------------------------------------|-------------------|------|-------|---------|
| Supply Voltage                                                                                                                                      | $V_{DD}$          | -0.4 | 1.975 | V       |
| I/O Supply Voltage                                                                                                                                  | $V_{DDQ}$         | -0.4 | 1.975 | V       |
| $V_{DDL}$ Supply Voltage                                                                                                                            | $V_{DDL}$         | -0.4 | 1.975 | V       |
| Voltage on any pin relative to $V_{SS}$                                                                                                             | $V_{IN}, V_{OUT}$ | -0.4 | 1.975 | V       |
| INPUT LEAKAGE CURRENT<br>Any input $0V \leq V_{IN} \leq V_{DD}$ , $V_{REF}$ pin $0V \leq V_{IN} \leq 0.95V$<br>(All other pins not under test = 0V) | $I_I$             |      |       | $\mu A$ |
| Command/Address<br>RAS#, CAS#, WE#, S#, CKE                                                                                                         |                   | -16  | 16    |         |
| CK, CK#                                                                                                                                             |                   | -16  | 16    |         |
| DM                                                                                                                                                  |                   | -2   | 2     |         |
| OUTPUT LEAKAGE CURRENT<br>(DQ's and ODT are disabled; $0V \leq V_{OUT} \leq V_{DDQ}$ )                                                              | $I_{OZ}$          | -5   | 5     | $\mu A$ |
| DQ, DQS, DQS#                                                                                                                                       |                   |      |       |         |
| $V_{REF}$ LEAKAGE CURRENT ; $V_{REF}$ is on a valid level                                                                                           | $I_{VREF}$        | -8   | 8     | $\mu A$ |

# DC OPERATING CONDITIONS

| PARAMETER/ CONDITION             | SYMBOL       | MIN                          | NOM                   | MAX                          | UNITS |
|----------------------------------|--------------|------------------------------|-----------------------|------------------------------|-------|
| Supply Voltage                   | $V_{DD}$     | 1.425                        | 1.5                   | 1.575                        | V     |
| I/O Supply Voltage               | $V_{DDQ}$    | 1.425                        | 1.5                   | 1.575                        | V     |
| $V_{DDL}$ Supply Voltage         | $V_{DDL}$    | 1.425                        | 1.5                   | 1.575                        | V     |
| I/O Reference Voltage            | $V_{REF}$    | $0.49 \times V_{DDQ}$        | $0.50 \times V_{DDQ}$ | $0.51 \times V_{DDQ}$        | V     |
| I/O Termination Voltage (system) | $V_{TT}$     | $0.49 \times V_{DDQ} - 20mV$ | $0.50 \times V_{DDQ}$ | $0.51 \times V_{DDQ} + 20mV$ | V     |
| Input High (Logic 1) Voltage     | $V_{IH(DC)}$ | $V_{REF} + 0.1$              |                       | $V_{DDQ} + 0.3$              | V     |
| Input Low (Logic 0) Voltage      | $V_{IL(DC)}$ | -0.3                         |                       | $V_{REF} - 0.1$              | V     |

# AC INPUT OPERATING CONDITIONS

| PARAMETER/ CONDITION         | SYMBOL       | MIN               | MAX               | UNITS |
|------------------------------|--------------|-------------------|-------------------|-------|
| Input High (Logic 1) Voltage | $V_{IH(AC)}$ | $V_{REF} + 0.175$ | -                 | V     |
| Input Low (Logic 0) Voltage  | $V_{IL(AC)}$ | -                 | $V_{REF} - 0.175$ | V     |

# CAPACITANCE

At DDR3 data rates, it is recommended to simulate the performance of the module to achieve optimum values. When inductance and delay parameters associated with trace lengths are used in simulations, they are significantly more accurate and realistic than a gross estimation of module capacitance. Simulations can then render a considerably more accurate result. JEDEC modules are now designed by using simulations to close timing budgets.

# I<sub>DD</sub> Specifications and Conditions

(0°C ≤ T<sub>CASE</sub> ≤ +85°C°, V<sub>DDQ</sub> = +1.5V ± 0.075V, V<sub>DD</sub> = +1.5V ± 0.075V)

| Parameter<br>& Test Condition                                                                                                                                                                                                                                                                                                                                                                                                  |           | Symbol     | max.       |           |          | Unit |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------|------------|------------|-----------|----------|------|
|                                                                                                                                                                                                                                                                                                                                                                                                                                |           |            | 12800 CL11 | 10600 CL9 | 8500 CL7 |      |
| <b>OPERATING CURRENT *) :</b><br>One device bank Active-Precharge;<br>$t_{RC} = t_{RC}(I_{DD})$ ; $t_{CK} = t_{CK}(I_{DD})$ ; CKE is HIGH, CS# is HIGH between valid commands;<br>DQ inputs changing once per clock cycle; Address and control inputs changing once every two clock cycles                                                                                                                                     |           | $I_{DD0}$  | 405        | 360       | 360      | mA   |
| <b>OPERATING CURRENT *) :</b><br>One device bank; Active-Read-Precharge;<br>$I_{OUT} = 0mA$ ; BL = 4, CL = CL ( $I_{DD}$ ), AL = 0;<br>$t_{CK} = t_{CK}(I_{DD})$ , $t_{RC} = t_{RC}(I_{DD})$ , $t_{RAS} = t_{RAS} \text{ MIN}(I_{DD})$ ,<br>$t_{RCD} = t_{RCD}(I_{DD})$ ; CKE is HIGH, CS# is HIGH between valid commands; Address inputs changing once every two clock cycles; Data Pattern is same as $I_{DD4W}$             |           | $I_{DD1}$  | 495        | 450       | 450      | mA   |
| <b>PRECHARGE POWER-DOWN CURRENT:</b><br>All device banks idle; Power-down mode;<br>$t_{CK} = t_{CK}(I_{DD})$ ; CKE is LOW; All Control and Address bus inputs are not changing; DQ's are floating at $V_{REF}$                                                                                                                                                                                                                 | Fast Exit | $I_{DD2P}$ | 135        | 135       | 135      | mA   |
|                                                                                                                                                                                                                                                                                                                                                                                                                                | Slow Exit |            | 135        | 135       | 135      |      |
| <b>PRECHARGE QUIET STANDBY CURRENT:</b><br>All device banks idle;<br>$t_{CK} = t_{CK}(I_{DD})$ ; CKE is HIGH, CS# is HIGH;<br>All Control and Address bus inputs are not changing;<br>DQ's are floating at $V_{REF}$                                                                                                                                                                                                           |           | $I_{DD2Q}$ | 180        | 180       | 180      | mA   |
| <b>PRECHARGE STANDBY CURRENT:</b><br>All device banks idle;<br>$t_{CK} = t_{CK}(I_{DD})$ ; CKE is HIGH, CS# is HIGH;<br>All other Control and Address bus inputs are changing once every two clock cycles; DQ inputs changing once per clock cycle                                                                                                                                                                             |           | $I_{DD2N}$ | 225        | 225       | 180      | mA   |
| <b>ACTIVE POWER-DOWN CURRENT:</b><br>All device banks open; $t_{CK} = t_{CK}(I_{DD})$ ; CKE is LOW; All Control and Address bus inputs are not changing; DQ's are floating at $V_{REF}$ (always fast exit)                                                                                                                                                                                                                     |           | $I_{DD3P}$ | 180        | 180       | 180      | mA   |
| <b>ACTIVE STANDBY CURRENT:</b><br>All device banks open; $t_{CK} = t_{CK}(I_{DD})$ ,<br>$t_{RAS} = t_{RAS} \text{ MAX}(I_{DD})$ , $t_{RP} = t_{RP}(I_{DD})$ ;<br>CKE is HIGH, CS# is HIGH between valid commands;<br>All other Control and Address bus inputs are changing once every two clock cycles; DQ inputs changing once per clock cycle                                                                                |           | $I_{DD3N}$ | 270        | 270       | 270      | mA   |
| <b>OPERATING READ CURRENT:</b><br>All device banks open, Continuous burst reads; One module rank active; $I_{OUT} = 0mA$ ; BL = 4, CL = CL ( $I_{DD}$ ), AL = 0; $t_{CK} = t_{CK}(I_{DD})$ , $t_{RAS} = t_{RAS} \text{ MAX}(I_{DD})$ , $t_{RP} = t_{RP}(I_{DD})$ ;<br>CKE is HIGH, CS# is HIGH between valid commands;<br>Address bus inputs are changing once every two clock cycles; DQ inputs changing once per clock cycle |           | $I_{DD4R}$ | 900        | 765       | 630      | mA   |

| Parameter<br>& Test Condition                                                                                                                                                                                                                                                                                                                                                                                                                           | Symbol     | max.       |           |          | Unit |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------|------------|-----------|----------|------|
|                                                                                                                                                                                                                                                                                                                                                                                                                                                         |            | 12800 CL11 | 10600 CL9 | 8500 CL7 |      |
| <b>OPERATING WRITE CURRENT:</b><br>All device banks open, Continuous burst writes; One module rank active; BL = 4, CL = CL ( $I_{DD}$ ), AL = 0;<br>$t_{CK} = t_{CK} (I_{DD})$ , $t_{RAS} = t_{RAS} \text{ MAX} (I_{DD})$ , $t_{RP} = t_{RP} (I_{DD})$ ;<br>CK is HIGH, CS# is HIGH between valid commands;<br>Address bus inputs are changing once every two clock cycles; DQ inputs changing once per clock cycle                                     | $I_{DD4W}$ | 990        | 810       | 675      | mA   |
| <b>BURST REFRESH CURRENT:</b><br>$t_{CK} = t_{CK} (I_{DD})$ ; refresh command at every $t_{RFC} (I_{DD})$ interval,<br>CK is HIGH, CS# is HIGH between valid commands; All other Control and Address bus inputs are changing once every two clock cycles; DQ inputs changing once per clock cycle                                                                                                                                                       | $I_{DD5}$  | 1305       | 1305      | 1080     | mA   |
| <b>SELF REFRESH CURRENT:</b><br>CK and CK# at 0V; $CKE \leq 0.2V$ ; All other Control and Address bus inputs are floating at $V_{REF}$ ; DQ's are floating at $V_{REF}$                                                                                                                                                                                                                                                                                 | $I_{DD6}$  | 135        | 135       | 135      | mA   |
| <b>OPERATING CURRENT*) :</b><br>Four device bank interleaving READs, $I_{OUT} = 0mA$ ; BL = 4, CL = CL ( $I_{DD}$ ), AL = $t_{RCD} (I_{DD}) - 1 \times t_{CK} (I_{DD})$ ; $t_{CK} = t_{CK} (I_{DD})$ , $t_{RC} = t_{RC} (I_{DD})$ , $t_{RRD} = t_{RRD} (I_{DD})$ , $t_{RCD} = t_{RCD} (I_{DD})$ ;<br>CK is HIGH, CS# is HIGH between valid commands;<br>Address bus inputs are not changing during DESELECT;<br>DQ inputs changing once per clock cycle | $I_{DD7}$  | 1575       | 1530      | 1170     | mA   |

\*) Value calculated as one module rank in this operating condition, and all other module ranks in IDD2P (CKE LOW) mode.

#### TIMING VALUES USED FOR $I_{DD}$ MEASUREMENT

| SYMBOL                         | $I_{DD}$ MEASUREMENT CONDITIONS |           |          |          |
|--------------------------------|---------------------------------|-----------|----------|----------|
|                                | 12800 CL11                      | 10600 CL9 | 8500 CL7 | Unit     |
| CL ( $I_{DD}$ )                | 11                              | 9         | 7        | $t_{CK}$ |
| $t_{RCD} (I_{DD})$             | 13.75                           | 13.5      | 13.125   | ns       |
| $t_{RC} (I_{DD})$              | 48.75                           | 49.5      | 50.625   | ns       |
| $t_{RRD} (I_{DD})$             | 6.25                            | 6         | 7.5      | ns       |
| $t_{CK} (I_{DD})$              | 1.25                            | 1.5       | 1.87     | ns       |
| $t_{RAS} \text{ MIN} (I_{DD})$ | 35                              | 36        | 37.5     | ns       |
| $t_{RAS} \text{ MAX} (I_{DD})$ | 70'200                          | 70'200    | 70'200   | ns       |
| $t_{RP} (I_{DD})$              | 13.75                           | 13.5      | 13.125   | ns       |
| $t_{RFC} (I_{DD})$             | 260                             | 260       | 260      | $t_{CK}$ |

# DDR3 SDRAM COMPONENT ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(0°C ≤ T<sub>CASE</sub>, ≤ + 85°C°, V<sub>DDQ</sub> = +1.5V ± 0.075V, V<sub>DD</sub> = +1.5V ± 0.075V)

| AC CHARACTERISTICS                                       |         |                       | 12800 CL11 |                   | 10600 CL9 |                   | 8500 CL7 |                   | Unit                  |
|----------------------------------------------------------|---------|-----------------------|------------|-------------------|-----------|-------------------|----------|-------------------|-----------------------|
| PARAMETER                                                |         | SYMBOL                | MIN        | MAX               | MIN       | MAX               | MIN      | MAX               |                       |
| Clock cycle time                                         | CL = 11 | t <sub>CK</sub> (11)  | 1.25       | 1.5               | -         | -                 | -        | -                 | ns                    |
|                                                          | CL = 10 | t <sub>CK</sub> (10)  | 1.5        | <1.875            | 1.5       | <1.875            | -        | -                 | ns                    |
|                                                          | CL = 9  | t <sub>CK</sub> (9)   | 1.5        | <1.875            | 1.5       | <1.875            | -        | -                 | ns                    |
|                                                          | CL = 8  | t <sub>CK</sub> (8)   | 1.875      | <2.5              | 1.875     | <2.5              | 1.875    | <2.5              | ns                    |
|                                                          | CL = 7  | t <sub>CK</sub> (7)   | 1.875      | <2.5              | 1.875     | <2.5              | 1.875    | <2.5              | ns                    |
|                                                          | CL = 6  | t <sub>CK</sub> (6)   | 2.5        | 3.3               | 2.5       | 3.3               | 2.5      | 3.3               | ns                    |
|                                                          | CL = 5  | t <sub>CK</sub> (5)   | 3.0        | 3.3               | 3.0       | 3.3               | 3.0      | 3.3               | ns                    |
| Read CMD to 1 <sup>st</sup> data                         |         | t <sub>AA</sub>       | 13.75      | -                 | 13.5      | -                 | 13.125   | -                 | ns                    |
| CK high-level width                                      |         | t <sub>CH</sub> (avg) | 0.47       | 0.53              | 0.47      | 0.53              | 0.47     | 0.53              | t <sub>CK</sub>       |
| CK low-level width                                       |         | t <sub>CL</sub> (avg) | 0.47       | 0.53              | 0.47      | 0.53              | 0.47     | 0.53              | t <sub>CK</sub>       |
| Data-out high-impedance window from CK/CK#               |         | t <sub>HZ</sub>       | -          | 225               | -         | 250               | -        | 300               | ps                    |
| Data-out low-impedance window from CK/CK#                |         | t <sub>LZ</sub>       | -450       | 225               | -500      | 250               | -600     | 300               | ps                    |
| DQ and DM input pulse width ( for each input )           |         | t <sub>DIPW</sub>     | 360        | -                 | 400       | -                 | 490      | -                 | ps                    |
| DQ-DQS hold, DQS to first DQ to go non-valid, per access |         | t <sub>QH</sub>       | 0.38       | -                 | 0.38      | -                 | 0.38     | -                 | t <sub>CK</sub> (AVG) |
| DQS input high pulse width                               |         | t <sub>DQSH</sub>     | 0.45       | 0.55              | 0.45      | 0.55              | 0.45     | 0.55              | t <sub>CK</sub>       |
| DQS input low pulse width                                |         | t <sub>DQSL</sub>     | 0.45       | 0.55              | 0.45      | 0.55              | 0.45     | 0.55              | t <sub>CK</sub>       |
| DQS read preamble                                        |         | t <sub>RPRE</sub>     | 0.9        | Note <sup>1</sup> | 0.9       | Note <sup>1</sup> | 0.9      | Note <sup>1</sup> | t <sub>CK</sub>       |
| DQS read postamble                                       |         | t <sub>RPST</sub>     | 0.3        | Note <sup>2</sup> | 0.3       | Note <sup>2</sup> | 0.3      | Note <sup>2</sup> | t <sub>CK</sub>       |
| DQS write preamble                                       |         | t <sub>WPRE</sub>     | 0.9        | -                 | 0.9       | -                 | 0.9      | -                 | t <sub>CK</sub>       |
| DQS write postamble                                      |         | t <sub>WPST</sub>     | 0.3        | -                 | 0.3       | -                 | 0.3      | -                 | t <sub>CK</sub>       |

1 The maximum preamble is bound by t<sub>LZDQS</sub> (MAX)

2 The maximum postamble is bound by t<sub>HZDQS</sub> (MAX)

The DQ, DQS setup and hold times as well as Command/Address setup and hold times need to be calculated using the respective component data sheets with derating tables and the driver slew rate in combination with the JEDEC min/max routing information

# DDR3 SDRAM COMPONENT ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Continued)

(0°C ≤ T<sub>CASE</sub> ≤ +85°C ; V<sub>DDQ</sub> = +1.5V ± 0.075V, V<sub>DD</sub> = +1.5V ± 0.075V)


| AC CHARACTERISTICS                                                    |                              | 12800 CL11                                            |        | 10600 CL9                                             |        | 8500 CL7                                              |        | Unit            |
|-----------------------------------------------------------------------|------------------------------|-------------------------------------------------------|--------|-------------------------------------------------------|--------|-------------------------------------------------------|--------|-----------------|
| PARAMETER                                                             | SYMBOL                       | MIN                                                   | MAX    | MIN                                                   | MAX    | MIN                                                   | MAX    |                 |
| CAS# to CAS# command delay                                            | t <sub>CCD</sub>             | 4                                                     | -      | 4                                                     | -      | 4                                                     | -      | t <sub>CK</sub> |
| ACTIVE to ACTIVE (same bank) command period                           | t <sub>RC</sub>              | 48.75                                                 | -      | 49.5                                                  | -      | 50.625                                                | -      | ns              |
| ACTIVE bank a to ACTIVE bank b command                                | t <sub>RRD</sub>             | max<br>4nCK, 6ns                                      | -      | max<br>4nCK, 6ns                                      | -      | max<br>4nCK, 7.5ns                                    | -      | ns              |
| ACTIVE to READ or WRITE delay                                         | t <sub>RCD</sub>             | 13.75                                                 | -      | 13.5                                                  | -      | 13.125                                                | -      | ns              |
| Four bank Activate period                                             | 1K Page size<br>2K Page size | t <sub>FAW</sub>                                      | 30     | -                                                     | 30     | -                                                     | 37.5   | ns              |
|                                                                       |                              |                                                       | 40     | -                                                     | 45     | -                                                     | 50     |                 |
| ACTIVE to PRECHARGE command                                           | t <sub>RAS</sub>             | 35                                                    | 70'200 | 36                                                    | 70'200 | 37.5                                                  | 70'200 | ns              |
| Internal READ to precharge command delay                              | t <sub>RTP</sub>             | max<br>4nCK, 7.5ns                                    | -      | max<br>4nCK, 7.5ns                                    | -      | max<br>4nCK, 7.5ns                                    | -      | ns              |
| Write recovery time                                                   | t <sub>WR</sub>              | 15                                                    | -      | 15                                                    | -      | 15                                                    | -      | ns              |
| Auto precharge write recovery + precharge time                        | t <sub>DAL</sub>             | t <sub>WR</sub> +<br>t <sub>RP</sub> /t <sub>CK</sub> | -      | t <sub>WR</sub> +<br>t <sub>RP</sub> /t <sub>CK</sub> | -      | t <sub>WR</sub> +<br>t <sub>RP</sub> /t <sub>CK</sub> | -      | ns              |
| Internal WRITE to READ command delay                                  | t <sub>WTR</sub>             | max<br>4nCK, 7.5ns                                    | -      | max<br>4nCK, 7.5ns                                    | -      | max<br>4nCK, 7.5ns                                    | -      | ns              |
| PRECHARGE command period                                              | t <sub>RP</sub>              | 13.75                                                 | -      | 13.5                                                  | -      | 13.125                                                | -      | ns              |
| LOAD MODE command cycle time                                          | t <sub>MRD</sub>             | 4                                                     | -      | 4                                                     | -      | 4                                                     | -      | t <sub>CK</sub> |
| REFRESH to ACTIVE or REFRESH to REFRESH command interval              | t <sub>RFC</sub>             | 260                                                   | 70'200 | 260                                                   | 70'200 | 260                                                   | 70'200 | ns              |
| Average periodic refresh interval<br>0 °C ≤ T <sub>CASE</sub> ≤ 85 °C | t <sub>REFI</sub>            | -                                                     | 7.8    | -                                                     | 7.8    | -                                                     | 7.8    | μs              |
|                                                                       |                              | -                                                     | 3.9    | -                                                     | 3.9    | -                                                     | 3.9    |                 |
| RTT turn-on from ODTL on reference                                    | t <sub>AON</sub>             | -225                                                  | 225    | -250                                                  | 250    | -300                                                  | 300    | ps              |
| RTT turn-on from ODTL off reference                                   | t <sub>AOFF</sub>            | 0.3                                                   | 0.7    | 0.3                                                   | 0.7    | 0.3                                                   | 0.7    | t <sub>CK</sub> |
| Asynchronous RTT turn-on delay (power Down with DLL off)              | t <sub>AONPD</sub>           | 2                                                     | 8,5    | 2                                                     | 8,5    | 2                                                     | 8,5    | ns              |
| Asynchronous RTT turn-off delay (power Down with DLL off)             | t <sub>AOFPD</sub>           | 2                                                     | 8,5    | 2                                                     | 8,5    | 2                                                     | 8,5    | ns              |
| RTT dynamic change skew                                               | t <sub>ADC</sub>             | 0.3                                                   | 0.7    | 0.3                                                   | 0.7    | 0.3                                                   | 0.7    | t <sub>CK</sub> |
| First DQS, DQS# rising edge                                           | t <sub>WLMRD</sub>           | 40                                                    | -      | 40                                                    | -      | 40                                                    | -      | t <sub>CK</sub> |
| DQS, DQS# delay                                                       | t <sub>WLDOSEN</sub>         | 25                                                    | -      | 25                                                    | -      | 25                                                    | -      | t <sub>CK</sub> |

# DDR3 SDRAM COMPONENT ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Continued)

(0°C ≤ T<sub>CASE</sub> ≤ + 85°C ; V<sub>DDQ</sub> = +1.5V ± 0.075V, V<sub>DD</sub> = +1.5V ± 0.075V)

| AC CHARACTERISTICS                                |                    | 12800 CL11                              |     | 10600 CL9                               |     | 8500 CL7                                |     | Unit            |
|---------------------------------------------------|--------------------|-----------------------------------------|-----|-----------------------------------------|-----|-----------------------------------------|-----|-----------------|
| PARAMETER                                         | SYMBOL             | MIN                                     | MAX | MIN                                     | MAX | MIN                                     | MAX |                 |
| Exit reset from CKE HIGH to a valid command       | t <sub>XPR</sub>   | max<br>5nCK,<br>t <sub>RFC</sub> + 10ns | -   | max<br>5nCK,<br>t <sub>RFC</sub> + 10ns | -   | max<br>5nCK,<br>t <sub>RFC</sub> + 10ns | -   | t <sub>CK</sub> |
| Begin power supply ramp to power supplies stable  | t <sub>VDDPR</sub> | -                                       | 200 | -                                       | 200 | -                                       | 200 | ms              |
| RESET# LOW to power supplies stable               | t <sub>RPS</sub>   | 0                                       | 200 | -                                       | 200 | -                                       | 200 | ms              |
| RESET# LOW to I/O and RTT High-Z                  | t <sub>IOZ</sub>   | -                                       | 20  | -                                       | 20  | -                                       | 20  | ns              |
| Exit precharge power-down to any non-READ command | t <sub>XP</sub>    | max<br>3nCK, 6ns                        | -   | max<br>3nCK, 6ns                        | -   | max<br>3nCK, 7.5ns                      | -   | t <sub>CK</sub> |
| CKE minimum high/low time                         | t <sub>CKE</sub>   | max<br>3nCK,<br>5ns                     | -   | max<br>3nCK,<br>5.625ns                 | -   | max<br>3nCK,<br>5.625ns                 | -   | t <sub>CK</sub> |

## Temperature Sensor with Serial Presence-Detect EEPROM



## Temperature Sensor with Serial Presence-Detect EEPROM Operating Conditions

| Parameter / Condition                        | Symbol             | MIN   | MAX                    | Unit |
|----------------------------------------------|--------------------|-------|------------------------|------|
| Supply voltage                               | V <sub>DDSPD</sub> | +3    | +3.6                   | V    |
| Supply current: V <sub>DD</sub> = 3.3V       | I <sub>DD</sub>    |       | +2.0                   | mA   |
| Input high voltage: Logic 1; SCL, SDA        | V <sub>IH</sub>    | +1.45 | V <sub>DDSPD</sub> + 1 | V    |
| Input low voltage: Logic 0; SCL, SDA         | V <sub>IL</sub>    | -     | 550                    | mV   |
| Output low voltage: I <sub>OUT</sub> = 2.1mA | V <sub>OL</sub>    | -     | 400                    | mV   |
| Input current                                | I <sub>IN</sub>    | -5.0  | 5.0                    | μA   |
| Temperature sensing range                    |                    | TBD   | TBD                    | °C   |
| Temperature sensor accuracy                  |                    | TBD   | TBD                    | °C   |

### A.C. Characteristics of Temperature Sensor

$V_{CC} = 3.3 \text{ V} \pm 10\%$ ,  $T_A = -40^\circ\text{C}$  to  $+125^\circ\text{C}$

| Symbol               | Parameter / Condition                         | MIN  | MAX | Unit |
|----------------------|-----------------------------------------------|------|-----|------|
| f <sub>SCL</sub>     | SCL clock frequency                           | 10   | 400 | kHz  |
| t <sub>BUF</sub>     | Bus Free Time Between STOP and START          | 1300 |     | ns   |
| t <sub>F</sub>       | SDA fall time                                 |      | 300 | ns   |
| t <sub>R</sub>       | SDA rise time                                 |      | 300 | ns   |
| t <sub>HD:DAT</sub>  | Data hold time (accepted for Input Data)      | 0    |     | ns   |
|                      | Data Hold Time (guaranteed for Output Data)   | 300  | 900 | ns   |
| t <sub>H:STA</sub>   | Start condition hold time                     | 600  |     | ns   |
| t <sub>HIGH</sub>    | High Period of SCL                            | 600  |     | ns   |
| t <sub>LOW</sub>     | Low Period of SCL                             | 1300 |     | ns   |
| t <sub>SU:DAT</sub>  | Data setup time                               | 100  |     | ns   |
| t <sub>SU:STA</sub>  | Start condition setup time                    | 600  |     | ns   |
| t <sub>SU:STO</sub>  | Stop condition setup time                     | 600  |     | ns   |
| t <sub>TIMEOUT</sub> | SMBus SCL Clock Low Timeout                   | 25   | 35  | ms   |
| t <sub>i</sub>       | Noise Pulse Filtered at SCL and SDA Inputs    |      | 100 | ns   |
| t <sub>WR</sub>      | Write Cycle Time                              |      | 5   | ms   |
| t <sub>PU</sub>      | Power-up Delay to Valid Temperature Recording |      | 100 | ms   |

### Temperature Characteristics of Temperature Sensor

$V_{CC} = 3.3 \text{ V} \pm 10\%$ ,  $T_A = -40^\circ\text{C}$  to  $+125^\circ\text{C}$

| Parameter                                              | Test Conditions/Comments                                             | MAX       | Unit               |
|--------------------------------------------------------|----------------------------------------------------------------------|-----------|--------------------|
| Temperature Reading Error<br>Class B, JC42.4 compliant | $+75^\circ\text{C} \leq T_A \leq +95^\circ\text{C}$ , active range   | $\pm 1.0$ | $^\circ\text{C}$   |
|                                                        | $+40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ , monitor range | $\pm 2.0$ | $^\circ\text{C}$   |
|                                                        | $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ , sensing range | $\pm 3.0$ | $^\circ\text{C}$   |
| ADC Resolution                                         |                                                                      | 12        | Bits               |
| Temperature Resolution                                 |                                                                      | 0.0625    | $^\circ\text{C}$   |
| Conversion Time                                        |                                                                      | 100       | Ms                 |
| Thermal Resistance <sup>1</sup> $\theta_{JA}$          | Junction-to-Ambient (Still Air)                                      | 92        | $^\circ\text{C/W}$ |

<sup>1</sup> Power Dissipation is defined as  $P_J = (T_J - T_A)/\theta_{JA}$ , where  $T_J$  is the junction temperature and  $T_A$  is the ambient temperature. The thermal resistance value refers to the case of a package being used on a standard 2-layer PCB.

### Slave Address Bits of Temperature Sensor

| Device       | Device Type Identifier |    |    |    | Select Address Signals |                |                | R/W# |
|--------------|------------------------|----|----|----|------------------------|----------------|----------------|------|
|              | b7 <sup>1</sup>        | b6 | b5 | b4 | b3                     | b2             | b1             | b0   |
| EEPROM       | 1                      | 0  | 1  | 0  | A <sub>2</sub>         | A <sub>1</sub> | A <sub>0</sub> | R/W# |
| Temp. Sensor | 0                      | 0  | 1  | 1  | A <sub>2</sub>         | A <sub>1</sub> | A <sub>0</sub> | R/W# |


<sup>1</sup> The most significant bit, b7, is sent first.

**SERIAL PRESENCE-DETECT MATRIX**

| Byte | Byte Description                                            | 12800 CL11 | 10600 CL9 | 8500 CL7 |
|------|-------------------------------------------------------------|------------|-----------|----------|
| 0    | CRC RANGE, EEPROM BYTES, BYTES USED                         | 0x92       |           |          |
| 1    | SPD REVISION                                                | 0x11       |           |          |
| 2    | DRAM DEVICE TYPE                                            | 0x0B       |           |          |
| 3    | MODULE TYPE (FORM FACTOR)                                   | 0x02       |           |          |
| 4    | SDRAM DEVICE DENSITY & BANKS                                | 0x04       |           |          |
| 5    | SDRAM DEVICE ROW & COLUMN COUNT                             | 0x21       |           |          |
| 6    | BYTE 6 RESERVED                                             | 0x00       |           |          |
| 7    | MODULE RANKS & DEVICE DQ COUNT                              | 0x01       |           |          |
| 8    | ECC TAG & MODULE MEMORY BUS WIDTH                           | 0x0B       |           |          |
| 9    | FINE TIMEBASE DIVIDEND/DIVISOR                              | 0x11       |           |          |
| 10   | MEDIUM TIMEBASE DIVIDEND                                    | 0x01       |           |          |
| 11   | MEDIUM TIMEBASE DIVISOR                                     | 0x08       |           |          |
| 12   | MIN SDRAM CYCLE TIME ( $t_{CK\ MIN}$ )                      | 0x0A       | 0x0C      | 0x0F     |
| 13   | BYTE 13 RESERVED                                            | 0x00       |           |          |
| 14   | CAS LATENCIES SUPPORTED (CL4 => CL11)                       | 0xFE       | 0x7E      | 0x1E     |
| 15   | CAS LATENCIES SUPPORTED (CL12 => CL18)                      | 0x00       |           |          |
| 16   | MIN CAS LATENCY TIME ( $t_{AA\ MIN}$ )                      | 0x69       |           |          |
| 17   | MIN WRITE RECOVERY TIME ( $t_{WR\ MIN}$ )                   | 0x78       |           |          |
| 18   | MIN RAS# TO CAS# DELAY ( $t_{RCD\ MIN}$ )                   | 0x69       |           |          |
| 19   | MIN ROW ACTIVE TO ROW ACTIVE DELAY ( $t_{RRD\ MIN}$ )       | 0x30       |           | 0x3C     |
| 20   | MIN ROW PRECHARGE DELAY ( $t_{RP\ MIN}$ )                   | 0x69       |           |          |
| 21   | UPPER NIBBLE FOR $t_{RAS}$ & $t_{RC}$                       | 0x11       |           |          |
| 22   | MIN ACTIVE TO PRECHARGE DELAY ( $t_{RAS\ MIN}$ )            | 0x18       | 0x20      | 0x2C     |
| 23   | MIN ACTIVE TO ACTIVE/REFRESH DELAY ( $t_{RC\ MIN}$ )        | 0x81       | 0x89      | 0x95     |
| 24   | MIN REFRESH RECOVERY DELAY ( $t_{RFC\ MIN}$ ) LSB           | 0x20       |           |          |
| 25   | MIN REFRESH RECOVERY DELAY ( $t_{RFC\ MIN}$ ) MSB           | 0x08       |           |          |
| 26   | MIN INTERNAL WRITE TO READ CMD DELAY ( $t_{WTR\ MIN}$ )     | 0x3C       |           |          |
| 27   | MIN INTERNAL READ TO PRECHARGE CMD DELAY ( $t_{RTP\ MIN}$ ) | 0x3C       |           |          |
| 28   | MIN FOUR ACTIVE WINDOW DELAY ( $t_{FAW\ MIN}$ ) MSB         | 0x00       |           | 0x01     |
| 29   | MIN FOUR ACTIVE WINDOW DELAY ( $t_{FAW\ MIN}$ ) LSB         | 0xF0       |           | 0x2C     |
| 30   | SDRAM DEVICE OUTPUT DRIVERS SUPPORTED                       | 0x83       |           |          |
| 31   | SDRAM DEVICE THERMAL & REFRESH OPTIONS                      | 0x01       |           |          |
| 32   | DDR3-MODULE THERMAL SENSOR                                  | 0x80       |           |          |

| Byte    | Byte Description                      | 12800 CL11                                         | 10600 CL9 | 8500 CL7 |
|---------|---------------------------------------|----------------------------------------------------|-----------|----------|
| 33-59   | BYTES 33-59 RESERVED                  | 0x00                                               |           |          |
| 60      | MODULE HEIGHT (NOMINAL)               | 0x0F                                               |           |          |
| 61      | MODULE THICKNESS (MAX)                | 0x01                                               |           |          |
| 62      | REFERENCE RAW CARD ID                 | 0x03                                               |           |          |
| 63      | ADDRESS MAPPING EDGE CONECTOR TO DRAM | 0x00                                               |           |          |
| 64-116  | BYTES 64-116 RESEVED                  | 0x00                                               |           |          |
| 117     | MODULE MFR ID (LSB)                   | 0x83                                               |           |          |
| 118     | MODULE MFR ID (MSB)                   | 0xDA                                               |           |          |
| 119     | MODULE MFR LOCATION ID                | 0x01 (Switzerland)<br>0x02 (Germany)<br>0x03 (USA) |           |          |
| 120     | MODULE MFR YEAR                       | X                                                  |           |          |
| 121     | MODULE MFR WEEK                       | X                                                  |           |          |
| 122-125 | MODULE SERIAL NUMBER                  | X                                                  |           |          |
| 126-127 | CRC                                   | 0x6062                                             | 0xB5BC    | 0x1614   |
| 128-145 | MODULE PART NUMBER                    | "SGU04G72F1BB1SA-xx"                               |           |          |
| 146     | MODULE DIE REV                        | X                                                  |           |          |
| 147     | MODULE PCB REV                        | X                                                  |           |          |
| 148     | DRAM DEVICE MFR ID (LSB)              | 0x80                                               |           |          |
| 149     | DRAM DEVICE MFR (MSB)                 | 0xCE                                               |           |          |
| 150-175 | MFR RESERVED BYTES 150-175            | 0x00                                               |           |          |
| 176-255 | CUSTOMER RESERVED BYTES 176-255       | 0xFF                                               |           |          |

## Part Number Code



\* optional / additional information

| Revision History |                      |            |
|------------------|----------------------|------------|
| Revision         | Changes              | Date       |
| 0.9              | preliminary Revision | 17.04.2013 |
|                  |                      |            |

preliminary

## Locations

### **Swissbit AG**

Industriestrasse 4  
CH – 9552 Bronschhofen  
Switzerland  
Phone: +41 (0)71 913 03 03  
Fax: +41 (0)71 913 03 15

---

### **Swissbit Germany GmbH**

Wolfener Strasse 36  
D – 12681 Berlin  
Germany  
Phone: +49 (0)30 93 69 54 – 0  
Fax: +49 (0)30 93 69 54 – 55

---

### **Swissbit NA, Inc.**

1117 E Plaza Drive Unit E Suites 105/205  
Eagle, ID 83616  
USA  
Phone: +1 208 258-6254  
Fax: +1 208 938-4525

---

### **Swissbit Japan, Inc.**

3F Core Koenji,  
2-1-24 Koenji-Kita, Suginami-Ku,  
Tokyo 166-0002  
Japan  
Phone: +81 3 5356 3511  
Fax: +81 3 5356 3512

---



## Declaration of Conformity

We

**Manufacturer:** Swissbit AG  
Industriestrasse 4  
CH-9552 Bronschhofen  
Switzerland

declare under our sole responsibility that the product

**Product Type:** 4GB DDR3 ECC UDIMM  
**Brand Name:** SWISSMEMORY™  
**Product Series:** DDR3 UDIMM  
**Part Number:** SGU04G72F1BB1SA-xxxRT

to which this declaration relates is in conformity with the following directives:

**2002/96/EC Category 3 (WEEE)**

following the provisions of Directive

**Restriction of the use of certain hazardous substances 2011/65/EU**

Swissbit AG, April 2013



Manuela Kögel  
Head of Quality Management