


11C06 750 MHz D-Type Flip-Flop

General Description



The 11C06 is a high-speed ECL D-Type Master-Slave Flip-Flop capable of toggle rates over 750 MHz. Designed primarily for high-speed prescaling, it can also be used in any application which does not require preset inputs. The circuit is voltage-compensated, which makes input thresholds and

output levels insensitive to V_{EE} variations. Complementary Q and $\bar{Q}$ outputs are provided, as are two Data inputs, Clock and Clock Enable inputs. The 11C06 is pin-compatible with the Motorola MC1690L but is a higher-frequency replacement.

Logic Symbol



Connection Diagrams



Truth Table

Pin Names	Description
D_n	Data Input
CP	Clock Input
$\overline{CE}$	Clock Enable (Active LOW)
Q, $\bar{Q}$	Outputs

$\overline{CE}$	CP	D	Q_n
L	L	X	Q_{n-1}
L	H	X	Q_{n-1}
L	—	L	L
L	—	H	H
H	X	X	Q_{n-1}

H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
— = LOW to HIGH Transition
 Q_{n-1} = Previous State

Absolute Maximum Ratings

Above which the useful life may be impaired

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature	−65°C to +150°C
Maximum Junction Temperature (T _J)	+150°C
Supply Voltage Range	−7.0V to GND
Input Voltage (DC)	V _{EE} to GND
Output Current (DC Output HIGH)	−50 mA

Operating Range	−5.7V to −4.7V
Lead Temperature (Soldering, 10 sec.)	300°C

Recommended Operating Conditions

	Min	Typ	Max
Supply Voltage (V _{EE})	−5.7V	−5.2V	−4.7V
Ambient Temperature (T _A)	0°C		+75°C

DC Electrical Characteristics

V_{EE} = −5.2V, V_{CC} = GND

Symbol	Parameter	Min	Typ	Max	Units	T _A	Conditions
V _{OH}	Output Voltage HIGH	−1000 −960 −900		−840 −810 −720	mV mV mV	0°C +25°C +75°C	V _{IN} = V _{IH} (Max) or V _{IL} (Min) per Truth Table Loading 50Ω to −2V
V _{OL}	Output Voltage LOW	−1870 −1850 −1830		−1635 −1620 −1595	mV mV mV	0°C +25°C +75°C	
V _{OHC}	Output Voltage HIGH	−1020 −980 −920			mV mV mV	0°C +25°C +75°C	V _{IN} = V _{IH} (Min) or V _{IL} (Max) for D _n Inputs Loading 50Ω to −2V
V _{OLC}	Output Voltage LOW			−1615 −1600 −1575	mV mV mV	0°C +25°C +75°C	
V _{IH}	Input Voltage HIGH	−1135 −1095 −1035		−840 −810 −720	mV mV mV	0°C +25°C +75°C	Guaranteed Input Voltage HIGH for All Inputs
V _{IL}	Input Voltage LOW	−1870 −1850 −1830		−1500 −1485 −1460	mV mV mV	0°C +25°C +75°C	Guaranteed Input Voltage LOW for All Inputs
I _{IH}	Input Current HIGH Clock Input Data Input			250 270	μA μA	+25°C +25°C	V _{IN} = V _{IH} (Max)
I _{IL}	Input Current LOW	0.5			μA	+25°C	V _{IN} = V _{IH} (Min)
I _{EE}	Power Supply Current	−59	−40		mA	+25°C	All Inputs Open

AC Electrical Characteristics

V_{EE} = −5.2V, V_{CC} = GND, T_A = +25°C

Symbol	Parameter	Min	Typ	Max	Units	Conditions
t _{PHL}	Propagation Delay (CP-Q)	0.7	1.0	1.2	ns	See Figure 1
t _{PLH}	Propagation Delay (CP-Q)	0.7	1.0	1.2	ns	
t _{TLH}	Transition Time 20% to 80%	0.5	0.8	1.0	ns	
t _{THL}	Transition Time 80% to 20%	0.5	0.8	1.0	ns	
t _S	Set-up Time		0.2		ns	
t _H	Hold Time		0.2		ns	See Figure 2, Note
f _{TOG} (MAX)	Toggle Frequency (CP)	650	750		MHz	

Note: The device is guaranteed for f_{TOG} (CP) ≥ 600 MHz, f_{TOG}(CE) ≥ 550 MHz over the 0°C to +75°C temperature range.

Functional Description

While the clock is LOW, the slave is held steady and the information on the D input is permitted to enter the master. The next transition from LOW to HIGH locks the master in its present state making it insensitive to the D input. This transition simultaneously connects the slave to the master causing the new information to appear on the outputs. Master and slave clock thresholds are internally offset in opposite directions to avoid race conditions or simultaneous

master-slave changes when the clock has slow rise or fall times.

The CP and $\overline{CE}$ inputs are logically identical, but physical constraints associated with the Dual-In-Line package make the $\overline{CE}$ input slower at the upper end of the toggle range. To prevent new data from entering the master on the next CP LOW cycle, $\overline{CE}$ should go HIGH while CP is still HIGH.




FIGURE 1. Propagation Delay (CP to Q)





FIGURE 2. Toggle Frequency Test Circuit

Typical Waveforms




700 MHz Operation

TL/F/9890-6

Horizontal Scale = 1.0 ns/div
Vertical Scale = 200 mV/div

Ordering Information

The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:




The image contains three mechanical drawings of the J16A package:

- Top View:** Shows a rectangular package with 16 pins. Dimensions include a total width of 0.785 [19.94] MAX, a pin pitch of 0.025 [0.64], and a pin diameter of $0.005-0.020$ TYP [0.13-0.51]. Pin numbers 1, 8, 9, and 16 are indicated.
- Side View:** Shows the package height and pin dimensions. Key dimensions include a total height of $0.220-0.310$ [5.59-7.87], a pin height of 0.037 ± 0.005 [0.94 $\pm$ 0.13] TYP, and a pin thickness of 0.055 ± 0.005 [1.40 $\pm$ 0.13] TYP. The package body thickness is $0.020-0.060$ [0.51-1.52] TYP.
- Cross-sectional View:** Shows the internal structure, including the glass sealant and the mounting surface. Dimensions include a total width of $0.290-0.320$ [7.37-8.13], a sealant thickness of 0.010 ± 0.002 [0.25 $\pm$ 0.05] TYP, and a mounting surface thickness of $0.310-0.410$ [7.87-10.41]. The angle of the mounting surface is $95^\circ \pm 5^\circ$ TYP.

J16A (REV L)

Physical Dimensions inches (millimeters) (Continued)



16 Lead Ceramic Flatpak (F)
NS Package Number W16A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation
1111 West Bardin Road
Arlington, TX 76017
Tel: 1(800) 272-9959
Fax: 1(800) 737-7018

National Semiconductor Europe
Fax: (+49) 0-180-530 85 86
Email: cnjwge@tevm2.nsc.com
Deutsch Tel: (+49) 0-180-530 85 85
English Tel: (+49) 0-180-532 78 32
Français Tel: (+49) 0-180-532 93 58
Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor Hong Kong Ltd.
19th Floor, Straight Block,
Ocean Centre, 5 Canton Rd.
Tsimshatsui, Kowloon
Hong Kong
Tel: (852) 2737-1600
Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.