

FEATURES AND BENEFITS IDESCRIPTION

- High-speed analog, A-to-D converter (ADC), and digital architectures, enabling user-selectable bandwidth for speed-sensitive applications
	- \Box 4-phase chopper stabilization, which minimizes offset drift across temperature range
	- □ 16-bit, high update rate ADC
- Automotive AEC-Q100 qualified
- Exceptional stability throughout lifetime and across temperature changes
	- \Box Factory-configured using multisegment temperature compensation to give a flat baseline across operating temperature range
	- \Box Customer configurability for 1st and 2nd order sensitivity and 1st order offset compensation across temperature range
	- \Box Integrated feedback coil compensates for drift throughout product lifetime

Continued on the next page…

PACKAGE: *Not to scale* 3-pin SIP (suffix UC)

The A1342 device is a high-precision, programmable Hall-effect linear sensor integrated circuit (IC) with an open-drain output, for both automotive and nonautomotive applications. The signal path of the A1342 provides flexibility through external programming that allows the generation of an accurate, and customized, output from an input magnetic signal.

The A1342 is an especially configurable and robust solution for the most demanding linear field sensor applications. The BiCMOS, monolithic IC incorporates a Hall sensing element, precision temperature-compensating circuitry to reduce the intrinsic sensitivity and offset drift of the Hall element, a small-signal high-gain amplifier, proprietary dynamic offset cancellation circuits, advanced output linearization circuitry, and advanced diagnostics. The A1342 provides an unmatched level of customer-programmable options.

A key feature of the A1342 is its ability to produce a highly linear device output for nonlinear input magnetic fields. To achieve this, the device features 16-segment customer-programmable linearization, where a unique linearization coefficient factor is applied to each segment. Linearization coefficients are stored in a look-up table in EEPROM.

The A1342 has two configurable output options: SENT or PWM. In addition to SAEJ2716, the A1342 includes two additional proprietary SENT options: SSENT and ASENT. Both protocols enable bus configurations with up to four devices on one SENT line to reduce system costs. SSENT provides sequential

Continued on the next page…

Functional Block Diagram

Description (continued)

access to the sensors connected to the same line. SSENT provides a very low overhead method to maximize the sensor bandwidth on this single SENT line, minimizing impact on system performance. ASENT provides random access to all the sensors on the common SENT line. Both protocols allow individual sensors on the same line to enter diagnostic mode while the other sensors continue to

Features and Benefits (continued)

- Wide operating flexibility to meet any application:
	- \Box Input field range up to ± 1500 G
	- \square Rail to negative rail offset configurability
	- \Box High-precision, full output range high and low clamps
	- □ Integrated linearization allows for flexible output waveform translation and compensation for nonlinear magnetic inputs
	- □ Integrated capacitors offer extremely robust ESD performance and enhanced EMC performance
- Advanced diagnostic-focused features enabling easier systemlevel ASIL compliance
	- \Box Full data path validation through active front-end stimulation with internal magnetic coil; this method validates all relevant transistors for device operation
	- □ Logic Built-In Self Test (LBIST) on-demand to validate the digital subsystem
	- \Box Large suite of configurable fault monitors provide system level fault detection, including:
		- ♦Overvoltage or undervoltage
		- ♦Overtemperature
		- ♦Magnetic Field Out of Range detection
		- ◆ Broken wire detection
- Flexible output protocols with up to 12-bit resolution and configurable error notifications
	- \Box Digital open-drain output allows for flexible output voltage levels

respond to queries, allowing for the highest diagnostic coverage while maintaining 100% availability of the sensor solution.

The A1342 is available in a through-hole, lead (Pb) free 3-pin SIP package (UC suffix), with 100% matte-tin leadframe plating.

- \Box PWM (Pulse-Width-Modulated) output with diagnostic output mode to identify fault conditions
- □ SENT (Single Edge Nibble Transmission) compliant output with configurable reporting of error conditions and other diagnostic information
- □ Proprietary Fast SENT provides increased data rates to support high-bandwidth applications
- □ Device-shared SENT protocol as SSENT (Sequential SENT) and ASENT (Addressable SENT) allows user to connect up to four devices on the same output line for faster communication.
- \square Enhanced EMC tuning through programmable fall-time configurability
- Integrated EEPROM enables a high level of configurability and product traceability
	- □ Customer-reserved area allows on-board storage of unique lot and date code information
	- □ Robust EEPROM with Single Error Correction and Double Error Detection (SECDED) capability
	- \Box Integrated charge pump allows in-application programming without any requirement for high voltages to be supplied to the device during programming

SELECTION GUIDE

1 Contact Allegro™ for additional packing options

Table of Contents

SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS

THERMAL CHARACTERISTICS: May require derating at maximum conditions; see application information

[1] Additional thermal information available on the Allegro website.

PINOUT DIAGRAM AND TERMINAL LIST TABLE

Terminal List Table

[2] Allegro offers LDOs well-suited for regulated sensor applications. For available devices, visit [www.allegromicro.com/en/Products/](http://www.allegromicro.com/en/Products/Regulators-And-Lighting/Single-Output-Regulators) [Regulators-And-Lighting/Single-Output-Regulators,](http://www.allegromicro.com/en/Products/Regulators-And-Lighting/Single-Output-Regulators) or contact your local Allegro sales representative.

Package UC, 3-Pin SIP Pinout Diagram

OPERATING CHARACTERISTICS: Valid T_A and V_{CC}, unless otherwise specified

Continued on the next page…

OPERATING CHARACTERISTICS (continued): Valid T_A and V_{CC}, unless otherwise specified

[1] Determined from design characterization; not tested in production.

[2] Noise (Peak-to-Peak) calculated as 6 sigma (6 standard deviations) from characterization of a small sample of devices. Conversion of noise from gauss to LSB can be done by: Noise (G) × Sensitivity (LSB/G) = Noise (LSB)

[3] Capacitor internal to device package between VOUT and GND. Capacitor specifications are determined by the manufacturer.

[4] Defined as time before magnetic data is 90% of the settled value.

[5] When outmsg_mode = 0, the maximum output resolution decreases to 11 – n (bits) for SENT_PWM_RATE = 2 kHz × 2n.

^[6] PWM carrier frequency accuracy is % of the programming target. See programmable parameter reference for PWM carrier frequency programming options.

Figure 1: V_{CC} Thresholds and Resultant Output States

MAGNETIC CHARACTERISTICS: Valid at $T_A = 25^{\circ}$ C and V_{CC} = 5 V, unless otherwise specified

 $[1]$ 1 G (gauss) = 0.1 mT (millitesla).

[2] *FSO* means Full Scale Output. See Definitions of Terms section.

ACCURACY CHARACTERISTICS: Valid at T_A and V_{CC}, unless otherwise specified

[1] Does not include drift over lifetime and package hysteresis.

[2] Quiescent Output Drift scales with Sensitivity.

Figure 2: Typical Initial Sensitivity Drift Due To Temperature and Package Hysteresis

PROGRAMMABLE CHARACTERISTICS: Valid at $T_A = 25^\circ$ C and $V_{CC} = 5$ V, unless otherwise specified

Continued on the next page…

PROGRAMMABLE CHARACTERISTICS (continued): Valid at T_A = 25°C and V_{CC} = 5 V, unless otherwise specified

 $[1]$ 1 G (gauss) = 0.1 mT (millitesla).

^[2] The Initial Sensitivity is adjustable by the Sensitivity Trim Coarse and Fine parameters. When reducing the initial Sensitivity check the input field is within the range specified by B_{IN}.

[3] Sensitivity Coarse Trim is a multiplier to the initial Sensitivity with step sizes defined by the sensm parameter. Refer to the Programmable Parameter Reference section for more information.

[4] Sensitivity Fine Trim is a multiplier applied to the initial Sensitivity after the Sensitivity Coarse Trim with step sizes defined by the sens_c parameter. Refer to the Programmable Parameter Reference section for more information.

APPLICATION INFORMATION

Signal Path

The A1342 contains a Hall-effect transducer that produces a signal proportional to the magnetic flux density perpendicular to the face of the package, referred as the applied magnetic flux density. The output of the Hall transducer is then amplified and digitized. The resulting signal is a signed digital value that can be scaled, offset, and compensated to achieve a desired output. The advanced digital parameters allow for a large range of input signals to be adjusted for the application. This results in the A1342 being highly flexible and accurate for applications with challenging sensing requirements. The following sections give an overview of digital signal path blocks and the corresponding transfer functions.

COMPENSATION BLOCK

The compensation block contains adjustments to the Sensitivity and Offset. This includes compensation for input signal changes over the operating temperature range. First, the Sensitivity Trim Block multiplies the signal by a temperature-dependant gain (or attenuation) factor. The correction is segmented into two regions: hot and cold, where hot indicates ambient temperatures greater or equal to 25 °C, and cold indicates ambient temperatures lesser or equal to 25 °C. Each segmented region also contains 1st and 2nd order Sensitivity temperature compensation.

Note:

The hot Sensitivity temperature compensation is independent of the cold region.

Equations 1 and 2 show the transfer function of the Sensitivity Trim Block.

$$
Y_{I} = B_{IN} \cdot SENS_{INT} \cdot POL_C \cdot SENS M_C \cdot SENS_C \cdot RINS_C \cdot RINS_C \cdot RINS_C \cdot RAS_C \cdot RAS_
$$

$$
Y_{I} = B_{IN} \cdot SENS_{INT} \cdot POL_{C} \cdot SENSM_{C} \cdot SENS_{C} \cdot \text{SENS}_{I}
$$

$$
\int I + \left(\left(\frac{SENSTC2_{C}CLD_{C}}{1000} \right) \cdot \Delta T_{A} + SENSTC1_{C}CLD_{C} \right) \cdot \frac{\Delta T_{A}}{100} \int (2)
$$

NOTE:

Included in the transfer function shown in Equations 1 and 2 is the conversion from the applied magnetic input to a digital value, $B_{IN} \times$ SENS_{INIT}.

The output of the Sensitivity Trim Block, Y_1 , is a 17-bit signed integer.

The Offset Trim Block adds a temperature-dependent factor to the input signal. The offset factor is segmented into two region: hot and cold, as defined in the Sensitivity Trim Block. Each segment contains 1st order Offset temperature compensation. Equations 3 and 4 show the transfer functions of the Offset Trim Block. The output, Y_2 , is a 13-bit signed integer and is the value passed out of the Compensation Block.

$$
Y_2 = Y_1 + QO_C + QOTC_HOT_C \times \Delta T_A \tag{3}
$$

$$
Y_2 = Y_1 + QO_C + QOTC_C L D_C \times \Delta T_A \tag{4}
$$

Figure 3: Compensation Block

Table 1: Compensation Block Parameters

LINEARIZATION

The Linearization block passes the output from the compensation block through a piecewise-linear transfer described by 17 points, which define 16 line segments. The *x*-coordinates of these points are programmable and are stored as 12-bit words in a table in memory, LIN C. Corresponding y-coordinates are fixed and are equally spaced over the output range. For proper operation, table increasing entries, i.e., $x_0 \le x_1 \le x_2 \le ... \le x_{16}$ should be satisfied. If not satisfied, the output is undefined. Adjacent table entries can be equal. The linearization algorithm will not produce output values in between the *y*-coordinates that correspond to identical adjacent table entries; these output values are skipped. Thus jumps in the transfer function can be realized. Additionally, two more segments are implemented above and below the normal 12-bit output range to facilitate use of all 16 linearization segments without output clipping. Output points in these two segments are linearly extrapolated from the two points nearest each end of the linearization table.

The linearization algorithm incorporates two modes, linearization mode (Lin Mode) and binning mode (Bin Mode).

Linearization Mode (Lin Mode)

[Figure 4](#page-12-0) shows an example transfer function which is monotonically increasing. Adjacent points form line segments; input values between are linearly interpolated to find intermediate values. Input values smaller than the first table entry are extrapolated using the points $(x_0, -2048)$ and $(x_1, -1792)$, down to a minimum output value of −2304. Input values larger than the last table entry are extrapolated using the points $(x_{15}$, +1792) and $(x_{16}$, +2048), up to a maximum output value of +2304. The output of the Linearization Algorithm Block, Y_3 , is a 13-bit signed integer.

Figure 4: Monotonically Increasing Linearization Transfer Function

Linearization Binning Mode (Bin Mode)

When the bin mode c parameter, address lin8 $\,$ c 0x12 [13], is set, the linearization algorithm does not interpolate between points, but instead produces the output corresponding to the nearest linearization table entry less than or equal to the input value. This transfer function is useful for applications that require distinguishing between several different input ranges. For example, see [Figure 5,](#page-12-1) because $x_2 = x_3 = x_4$ and corresponding output points are −1536, −1280 and −1024 respectively, input values just below $x_2 = x_3 = x_4$ produce an output of -1792 (output corresponding to x_1) and inputs just above or equal to $x_2 = x_3 = x_4$ produce an

output of −1024. Intermediate values are skipped. Thus the linearization table functions like a series of comparators with 12-bit programmable thresholds.

Note: The input values below the lowest table entry produce an output value of −3072, while input values above the highest table entry produce an output value of +2048.

Figure 5: Bin Mode Transfer Function Containing Jumps (Identical Adjacent Table Entries)

The Linearization coefficients and corresponding parameters are stored in following memory locations.

POST-LINEARIZATION TRIM

An additional gain and offset trim stage is available in the linearization block. This can be used to attenuate and gain the signal to maintain usage of all 17 linearization points when using an output range that is not full-scale. Equation 5 shows the transfer function for the Post Linearization. The output of the Post Linearization Block, Y_4 , is a 12-bit signed integer and is the output of the Linearization Block.

Figure 6: Linearization Block

$$
Y_4 = Y_3 \times (1 + PLIN_SENS) + PLIN_QVO \tag{5}
$$

CLAMP

The clamp block limits the output to a programmable range set by the parameters clamph and clampl, register clamp_c 0x8. Clamps are programmable throughout the full output range. If the input to the clamp block is greater than the value set by clamph the output is limited to the upper clamp value. Similarly, if the input to the clamp block is less than the value set by clampl the output is limited to the lower clamp value. If the lower clamp exceeds the upper clamp the output is undefined.

Note:

The input to the clamp block is a 12 bit signed value (-2048 to +2047) and is changed to a 12 bit unsigned value (0 to 4095) before comparing to the upper and lower clamp values.

Equations 6 and 7 show the transfer functions for the clamp block. The output of the Clamp Comparison is a 12-bit unsigned integer and is passed to the output block at a fixed frequency of 16 kHz.

Figure 7: Clamp Block

$$
Y_5 = Y_4 + 2048
$$

(conversion from signed to unsigned) (6) if $(Y_5 > OUT_{CLP(HIGH)})$, then $Y_6 = OUT_{CLP(HIGH)}$ *else if* $(Y_5 \leq OUT_{CIPdOW})$, $Y_6 = OUT_{CIPdOW}$ *else* $Y_6 = Y_5$ (7)

Table 4: Clamp Block Parameters

DIAGNOSTIC MODES Diagnostic Conditions

The A1342 contains features specifically designed to reduce nondetectable fault conditions and improve system-level ASIL (Automotive Safety Integrity Level) performance. The diagnostic features provide ability to diagnose errors of the main signal path, including the analog signal path (Hall sensor and amplifiers), the ADC, and the digital processing. The A1342 also contains features to diagnose broken wire or open circuit conditions. A description of the broken wire fault conditions are listed in [Table 5](#page-14-1).

DIAGNOSTIC CONFIGURATION

The A1342 contains EEPROM parameters to configure the diagnostic modes and output behavior. The EEPROM register, cfg_c, contains configurable parameters to enable or disable the Overvoltage Detection, Undervoltage Detection, BIST Error, Signal Out of Range, and Analog Signal Path Error (CoilBIST). In addition the output behavior in response to the error conditions is configurable. By default the device outputs a diagnostic error signal that is decoded by either the PWM or SENT message. Alternatively, the output behavior in response to the error conditions can be set to a high-impedance state (see [Table 7\)](#page-17-0).

Figure 8: Diagnostic Application Circuit

ANALOG SIGNAL PATH

Errors in the analog signal path are diagnosed using an integrated active coil compensation circuit, CoilBIST. When enabled (coil freq \leq 3), an active coil provides a known diagnostic input magnetic field to the Hall sensor circuit. The diagnostic input runs passively during normal operation and does not interfere with the response to external magnetic input. The analog signal path is time-shared between the diagnostic input and the external input at a rate of approximately 128 kHz. The CoilBIST signal detection circuit monitors the signal path at rate of approximately 8 kHz by comparing the diagnostic signal to an internal reference. In the event the analog signal path deviates by more than 10%, V_{OUT} is forced to a state defined by the EEPROM register cfg c. Setting the parameter coilbist $dis = 1$ prevents the analog signal path monitoring from reporting detected errors on the output.

The active coil also provides compensation to reduce Sensitivity drift from lifetime and package stress influences. This feature results in a highly stable Sensitivity over multiple temperature excursions. A programmable bit, coilcomp_dis, is available to disable the compensation while retaining the diagnostic features.

The active coil compensation feature requires an increase of the supply current, I_{CC} , to generate the internal diagnostic magnetic input. The coil compensation on-time is fixed at approximately 16 ms, while the off-time is determined by the EEPROM parameter coil freq. When the coil compensation is on, the supply current increases by approximately 4 mA. See [Table 6](#page-15-0) for available coil compensation off time settings. Note, setting coil_freq to a value of 1 or 2 may increase Noise. Setting coil_freq to a value of 3 disables the active coil compensation and diagnostic features during normal operation, while this may reduce noise.

Table 5: Broken Wire Detection Conditions

NOTE: For proper diagnostic detection the device output clamps should be programmed to appropriate levels. Typical levels are 10% FSO for clamp low and 90% FSO for clamp high.

Table 6: Coil Compensation On/Off Time

 $[1]$ Setting coil freq = 1 or 2 may increase noise. Setting coil freq = 3 may decrease noise but increase Lifetime Sensitivity Drift.

BIST

The A1342 also has a BIST (Built-In Self Test) feature to check for logic errors in the digital processing circuitry. The BIST feature is configurable with options to disable or enable on request. The options are configured by customer-programmable EEPROM bits in the cfg_c register. When set for enable on request, the BIST runs in response to a request by an external controller. Diagnostic request will be different based on the output protocol. When the output protocol is PWM or SENT, the controller must hold the output low for two consecutive messages to trigger a BIST. In the case when output protocol is TSENT, to request the device perform a BIST, the external controller must hold the output low for a period of time, t_{drea} , during the Data Nibbles of the output after the SCN nibble (see [Table 8](#page-18-0), [Figure 11](#page-18-1), and [Figure 15\)](#page-23-0), and then release the output to a highimpedance state. For SSENT and ASENT, the F_DIAG function pulse should be used to trigger a BIST request.

Alternatively, the BIST can execute in response to a write command from the serial communication interface. To request the device perform a BIST using the serial communication interface, a write command is used to set parameter lbist $run = 1$ in register lbist crtl c (see [Figure 28](#page-33-0)). The LBIST test takes approximately 10 ms to complete.

After the BIST request is received, the Output remains in a highimpedance state while the internal BIST executes. If the parameter lbist ack is set, the first output message contains a BIST signature value (LBIST Ack) indicating whether or not an error is detected during the digital logic test. If the parameter coilbist ack is set, the first output message contains the coil diagnostic value (ABIST Ack) from the CoilBIST. If both lbist_ack and coilbist_ ack are set, the first output message is the LBIST Ack followed by the second output message ABIST Ack. The ABIST Ack message is only valid when coil $freq = 3$. For more information on CoilBIST when using coil $freq < 3$, see Diagnostic Conditions: Analog Signal Path. If there are no errors detected, the next output message after the acknowledge messages contains the normal output response. Alternatively, the LBIST Ack and ABIST Ack are returned in register lbist ctrl c. Should an error be detected, the output remains in a high-impedance state after the acknowledge messages are transmitted. See [Table 7](#page-17-0), Diagnostic Summary Table, for more information on the output in response to a diagnosed error.

(CO = Calibrated Output, valid when coil_freq = 3)

SIGNAL OUT OF RANGE

Included in the A1342 is a diagnostic feature, Signal Out of Range, to detect erroneous clamping of digital signal path as a result of external magnetic input signals. This feature also checks that the magnetic input does not exceed internal ADC range. The output responds to a Signal Out of Range diagnostic according to the settings in the EEPROM register, cfg_c and [Table 7](#page-17-0).

UNDERVOLTAGE DETECTION AND RESET

The A1342 contains circuitry to detect a condition when the supply voltage drops below the specified limit. Hysteresis is designed into the circuit to prevent chattering around the threshold. This hysteresis is defined by $V_{\text{CC}(UV)HIGH} - V_{\text{CC}(UV)LOW}$. As an example, initially V_{CC} and V_{OUT} are within the normal operating range. If V_{CC} drops below $V_{CC(UV)LOW}$, VOUT is forced to a state defined by the EEPROM register, cfg_c. When V_{CC} returns above $V_{\text{CC}(\text{UV})\text{HIGH}}$, VOUT returns to its normal operating state. If V_{CC} drops below the internal reset level, $V_{CC(POR)LOW}$, the output is forced to a high-impedance state. When V_{CC} returns above the rising reset level, $V_{CC(POR)HHGH}$, the output responds according to the undervoltage detection. The output will not respond with normal data until a delay of t_{PO} after a reset event.

OVERVOLTAGE DETECTION

The A1342 contains circuitry to detect a condition when the supply voltage rises above the specified limit. Hysteresis is designed into the circuit to prevent chattering around the threshold. This hysteresis is defined by $V_{CC(OV)HHGH} - V_{CC(OV)LOW}$. As an example, initially V_{CC} and V_{OUT} are within the normal operating range. If V_{CC} rises above $V_{CC(OV)HHGH}$, V_{OUT} is forced to a state defined by the EEPROM register, cfg_c. When V_{CC} returns below $V_{\text{CC(OV)LOW}}$, V_{OUT} returns to its normal operating state.

The overvoltage detection is only enabled when the EEPROM lock bit is set. If the EEPROM lock bit is not set, and V_{CC} increases above $V_{CC(OV)HGH}$, the device will enter programming mode and the output is forced to a high-impedance state. If V_{CC} rises above the high-voltage threshold, $V_{\text{CC(HV)HIGH}}$, the output is forced to a high-impedance state.

OVERTEMPERATURE DETECTION

The A1342 contains circuitry to detect a condition when the ambient temperature is greater than 160°C, which is outside of the operating range of the part. This will cause the output to respond according to the settings in the EEPROM register, cfg_c and [Table 7](#page-17-0).

BROKEN GROUND DETECTION

The A1342 contains circuitry to detect a condition when the ground connection is disconnected. When the ground connection is severed, the digital output driver turns off, forcing the output to a high-impedance state.

EEPROM DIAGNOSTICS

The A1342 contains EEPROM with error checking and correction, ECC. The ECC corrects for a single EEPROM bit error without effecting device performance. The ECC also detects a dual bit EEPROM error and triggers an internal fault signal and forces the output to a high-impedance state. Upon a read of EEPROM with no errors, bits 0 through 25 will return the requested EEPROM contents and bits 26 through 31, the six MSBs of the EEPROM register, will return as all zeros. When a corrected single bit error is detected, bit 28 of the read response will return high, indicating the single bit error. When a dual bit error is detected, a read of EEPROM will have bit 29 set high indicating the dual bit error.

Table 7: Diagnostic Summary Table

[1] diag_mode = 1 is not supported when V_{OUT} is configured for SENT protocol.

[2] An Overvoltage Condition will cause the device to enter Programming Mode which will result in the output being in a high-impedance state when dev_lock does not equal 5.

Linear Output Protocols

The A1342 operating output is a digital voltage signal that transfers information proportionally to the applied magnetic input signal. Few customer-selectable options are provided for output signal formatting: pulse-width-modulated (PWM), and variations of single-edge nibble transmission encoding scheme (SENT, SAEJ2716).

Note:

The device response to the applied magnetic field is on the OUT pin. However, that pin is also used to transmit and receive data in response to a serial programming commands,

during which the normal output operation is suppressed. Refer to the Programming Serial Interface section for more information. The EEPROM is described in the EEPROM

Structure section. The output falling edge slew rate is adjustable using the outdrv_sel parameter. Adjusting this can

improve EMC performance by reducing high-frequency

currents. This parameter can also increase the output fall time and result in longer minimum pulse durations for serial communication or SENT transmission.

PWM OUTPUT MODE (outmsg_mode = 0)

PWM involves converting the output voltage amplitude to a series of constant-frequency binary pulses, with the percentage of the of high portion of the pulse varied in direct proportion to the applied magnetic field.

The PWM output mode is configured by setting the following parameters in EEPROM:

- PWM option is EEPROM programmable (for programming parameters, see EEPROM Structure section)
- sent_pwm_rate sets the PWM carrier frequency based on the values in [Table 14](#page-25-0)

PWM mode outputs a duty-cycle-based waveform that can be read by the external controller as a cumulatively changing continuous voltage.

Initiation of the BIST is done through the external controller request and explained in [Table 8](#page-18-0) and [Figure 11](#page-18-1).

Table 8: External BIST Request and SENT Trigger Characteristics

[1] t_{dsync} can increase from 7 ticks to preserve a minimum time of approximately 70 µs from the falling edge of the trigger to the start of the SCN nibble. [2] The frame rate is determined by the sent_pwm_rate parameter.

[3] When in Trigger SENT Output mode the external controller must pull the output low after tdsync and before the first data nibble in the SENT frame, for a time of t_{dreq}, to initiate a BIST request.

SENT OUTPUT MODES

The SENT output mode converts the input magnetic signal to a binary value mapped to the Full Scale Output, FSO, range of 0 to 4095, shown in [Figure 12](#page-19-0). This data is inserted into a binary pulse message, referred to as a frame, that conforms to the SENT data transmission specification (SAEJ2716 JAN2010). Certain parameters for configuration of the SENT messages can be set in EEPROM.

The SENT output modes are selected by setting the following parameters in EEPROM:

- SAE J2716 SENT with enhancement options (outmsg_mode $= 1$
- Triggered SENT TSENT (outmsg_mode = 2) User defines sampling and data retrieving.
- Sequential SENT SSENT User requests data from multiple devices on the SENT line in sequential order (outmsg_mode $= 4$ for short trigger and outmsg mode $= 3$ for long trigger). Short and long trigger modes can be differentiated on the length and number of host function/request pulses.
- Addressable SENT ASENT User requests data from any device on the SENT line in any order. (outmsg_mode = 7, 6, or 5)
- Additional configuration parameters in register 0x14, out cfg_c.

MESSAGE STRUCTURE

A SENT message is a series of nibbles, with the following characteristics:

- Each nibble is an ordered pair of a low-voltage interval followed by a high-voltage interval
- The low interval, SENT_FIXED, is defined as 5 SENT ticks. The high interval contains information and is variable in duration to indicate the data payload of the nibble.

The duration of a nibble is denominated in clock ticks. The period of a tick is set by sent_pwm_rate parameter as in [Table 14.](#page-25-0) The duration of the nibble is the sum of the low-voltage interval plus the high-voltage interval.

The nibbles of a SENT message are arranged in the following required sequence (see [Figure 13\)](#page-19-1):

- 1. Synchronization and Calibration: flags the start of the SENT message
- 2. Status and Communication: provides A1342 status and the format of the data
- 3. Data: magnetic field and optional data
- 4. CRC: error checking
- 5. Pause Pulse: sets timing relative to A1342 updates

Figure 12: SENT Mode Output

 SENT mode outputs a digital value that can be read by the external controller

Figure 13: General Format for SENT Message Frame

OPTIONAL SHORT SERIAL MESSAGE

The A1342 SENT output supports an optional mode to transmit additional data. The slow serial mode, enables transmission of additional data by encoding information in the Status and Communication (SCN) nibbles. The encoded data is captured over several transmissions and is then decoded to indicate additional short serial message data. For more details on the short serial

message please refer to the SENT SAEJ2716 specification. The slow serial mode is enabled when the EEPROM parameter sent slow ser dis $= 0$. Following a reset, the first message transmitted is 0, following in order of the message ID until message 4, and then repeating. [Table 10](#page-20-0) identifies the data sent with each message ID. The CRC for the Short Serial Message is derived for the Message ID and data, and is the same checksum algorithm used for the SENT CRC.

Table 9: Short Serial Message Format in SENT Status and Communication Nibble

Table 10: SENT Slow Serial Data

In the case of SSENT and ASENT mode, SCN bits 2 and 3 can be selected to label the address of the sensor on the shared SENT line (sen no smsg =1 and sent slow ser dis = 1, gives ID in SCN).

DATA NIBBLE FORMAT

The A1342 SENT output supports options for the message data nibble format. The data nibble format is determined by the EEPROM parameter sent data cfg. The options for either a minimum 3 or maximum 6 nibbles of data is defined in [Table 11.](#page-20-1) Where:

• magout[11:0]: 12-bit magnetic output data.

- count[11:0]: SENT frame count. The counter increments once for every frame that is sent up to the maximum count. At the next count, after the maximum, the counter starts again at 0. The maximum count is 15 and 4095 for sent data $cfg = 1$ and sent data $cfg = 2$ respectively.
- temp_out[11:0]: 12-bit signed output from the internal temperature sensor. Ambient temperature (${}^{\circ}C$) = 12-bit signed temperature value / 8 (LSB / \degree C) + 25.
- diag[7:0] Diagnostic flags, EEPROM, LBIST, CoilBist, Undervoltage, Overvoltage, Overtemperature, Signal out of range low, and Signal out of range high.

Table 11: SENT Data

CHECKSUM (CRC) NIBBLE

The CRC consists of 4 bits derived from the data nibbles only. The CRC is calculated using the polynomial $x^4 + x^3 + x^2 + 1$ with a seed of 4'b0101. For the shared SENT protocols, SSENT and ASENT, there is an option that SCN is included into the CRC

nibble (sen_crc_has_scn = 1, includes SCN into CRC).

OUTPUT DRIVER FALL TIME SELECTION

User is allowed to change the fall time of the output digital signal using the EEPROM parameter outdrv sel. See [Table 12](#page-21-1) below.

Table 12: Code vs C_{LOAD} for outdry sel

Figure 14: Fall Time Test Circuit

Table 13: Message Frame Section Def initions

SAEJ2716 SENT AND TSENT

The A1342 SENT output is configurable for four (4) transmission modes, Internal Synchronous Mode, External Trigger Mode (TSENT), SSENT or ASENT. The transmission modes are configured by setting the parameter outmsg_mode.

When configured for Internal Synchronous Mode, outmsg_mode $= 1$, the SENT output transmits continuously, while in normal operating conditions. The SENT message frame rate is correlated to the internal update rate of the device (see [Figure 16\)](#page-24-0). The pause pulse is extended to correlate with the next available sample.

When configured for External Trigger Mode, outmsg_mode = 2, the SENT output transmits when requested by the external controller (see [Figure 17\)](#page-24-1). The pause pulse is extended until the next trigger pulse.

The external controller initiates a trigger pulse by holding the output pin low. The data sample is latched at the next internal update, 128 kHz, after the falling edge of the trigger pulse. The SENT frame is transmitted when external controller releases the output, the rising edge of the trigger pulse. After the rising edge of the trigger pulse the output remains high for minimum of seven SENT tick times before going low to initiate the start of the SENT synchronization pulse. For the fastest SENT rates, the start of the SENT synchronization pulse may be delayed longer than seven ticks to allow enough time for signal processing of the latched data. This is done to preserve a minimum time of 70.4 μ s from the falling edge of the trigger pulse to end of the sync pulse, required for internal signal processing.

Figure 15: External BIST Request with Triggered SENT Output Mode

Figure 16: SENT Synchronization with Output Data and Internal Synchronous Mode

Figure 17: SENT Synchronization with Output Data and External Trigger Mode

Table 14: SENT Frame Rate

 $[1]$ The combination of C_{L1} and output pull-up resistor may prevent use of some tick times due to increased output rise time.

 121 1112 Fequencies of 2000 Hz or greater may reduce output resolution.

SSENT ADDRESSING PROTOCOL

The SSENT protocol requires Sensors on the bus to be polled in sequential order, meaning increasing, consecutive, and rotating order by SensorID starting with SensorID 0. The Slot for a Sensor is the time at which that Sensor is expected to respond to an AddressingPulse and other Sensors are expected to not respond.

Each Sensor independently maintains a SlotCounter that is incremented each time the Sensor detects an AddressingPulse. This SlotCounter becomes the SlotNumber, which is used by the Sensor to decide which Sensor is being polled by the Host. The SlotCounter is compared to the SensorID, and if they match, that Sensor responds with the SENT Frame, and all other Sensors do not respond, although they increment their own SlotCounter. If the SlotCounter is incremented past the total number of Sensors on the bus (C_MAX_SENSOR option), the SlotCounter is returned to 0. Each Sensor must be programmed consistently with the total number of Sensors so they all roll over to 0 at the same count. Sensors do not increment their SlotCounter on a BroadcastPulse.

The SSENT protocol relies on each Sensor maintaining the exact same SlotNumber by counting the AddressingPulses. In order to synchronize all Sensors to the same SlotNumber, the SSENT protocol has a broadcast F_SYNC pulse that is used by the Host to force all Sensors to reset their SlotCounter to 0.

In order to reduce the burden on the Host, and also to improve detection and recovery from BusContention or system errors affecting the SENT bus, the SSENT protocol has the following configuration options that can be selected.

C_SLOT_MARKING (cfg_slot_marking, $0x14$). When enabled, each Sensor will wait a different length of time following an AddressingPulse, based on their SensorID. This leaves the SENT bus in a high state for a varying duration before the Sensor pulls the line low to begin the SENT Frame. All Sensors on the bus (including the addressed Sensor) measure this time to interpret the SensorID of the transmitting sensor. By comparing this to the SlotCounter, each Sensor can recognize if an unexpected Sensor responded to the AddressingPulse. By default, the Sensor would then drop Offline, since it cannot be known which Sensor is out of sync. This option increases the overhead on the bus and therefore reduces the maximum rate at which Sensors can be polled. SlotMarking increases the polling time of a Sensor by the SlotMarking time for that Sensor. All sensors on a bus must be configured with the same choice for this option.

Note:

It is not recommended using the slot marking option under a tick time of 1.2 µs since delay time associated with the Sensor ID might be too short for the sensor to process and give out the new sample.

Figure 18: SSENT Sensor Addressing

Figure 19: SSENT Sensor Addressing – No Slot Marking (3 Sensors on Bus)

- C_SLOT_SYNC (cfg_slot_synch, 0x14). When enabled in conjunction with C_SLOT_MARKING, a Sensor that is in BusSync for a reason other than BusContention will load its SlotCounter with the measured SlotNumber from the first AddressingPulse that does not have a Timeout. A Sensor would normally be Offline as a result of powering up, reset, or diagnostics. As long as any Sensor is Online and responding, this allows all other Sensors that are Offline to automatically synchronize their SlotCounter and begin responding correctly to future AddressingPulses targeting that Sensor. If all Sensors are offline, though, the Host must detect that no Sensor responds, and issue the F_SYNC function.
- C_POR_OFFLINE (cfg_por_offline,0x14). When enabled, a Sensor will stay Offline until the Host issues F_SYNC, or one of the other synchronization options takes effect (C_ SLOT_SYNC or C_IDLE_SYNC). If disabled, a Sensor will power-up with its SlotCounter set to 0, and will go directly Online. This allows the Sensors to initialize without any Host interaction. However, if a Sensor gets power-on-reset after the bus is in operation, its counter may be out of synch with other Sensors, and this could result in bus contention.
- C_IDLE_SYNC (cfg_slot_sync,0x14). When enabled, a Sensor will monitor the bus for a long high (BusIdle) period greater than 510 ticks and reset its SlotCounter to 0. This option could be used if Sensor polling is expected to always be periodic and continuous, such that the only extended BusIdle time would be after power-up.

SSENT FUNCTION PULSES

SSENT has a set of function pulses where the host controller must hold the output low. The duration of the low pulse provided by the host controller defines the function, as described in [Table](#page-28-0) [17](#page-28-0) and [Table 18](#page-30-0). Following the low pulse, if the part is addressed to respond and the slot number matches the device slot counter, the device delays the output SENT frame with a minimum of 7 ticks high period to differentiate between the host trigger, and the device response. For the fast tick times, the 7 tick high period may be extended, to preserve a minimum time of 70.4 µs from the rising edge of the function pulse to the end of the sync pulse required for internal processing. Whether the device responds to a function pulse is defined by the purpose of each pulse.

- F_OUTPUT: Addressed sensor will return a SENT frame with sampled magnetic data. If there is data from a sampleand-hold operation available (F_SAMPLE or via C_ZERO_ SAMPLE=1 [cfg_zero_sample, $0x14$]), then that data is returned, otherwise current data is sampled and returned. A Sensor configured with C_ZERO_SAMPLE=1 will sampleand-hold on the rising edge of the F_OUTPUT pulse for Slot 0. A Sensor configured with C_NO_SAMPLE=1 (cfg_no sample, $0x14$) and C_ZERO_SAMPLE=0 will never sampleand-hold, so will always return current data in response to F_OUTPUT.
- F_SAMPLE: All sensors except those configured for C_NO_ SAMPLE=1 will sample and hold their data at the rising edge of the pulse. If C_SAMPLE_ADR=0 (cfg_fsample_ adr,0x14), this is a BroadcastPulse to a Sensor, and that Sensor will not respond. If C_SAMPLE_ADR=1, this is also an AddressingPulse to a Sensor, and the addressed sensor will return a SENT frame with either the sampled or current data. It is recommended, but not required, that all Sensors on the bus be configured the same.
- F_DIAG: Sensor(s) will enter self-test Diagnostics based on C_DIAG_ENABLE (lbist_dis, 0x9) and C_DIAG_ADR (cfg_diag_adr,0x14) options. If configured with C_DIAG_ ADR=0, the Sensor treats F_DIAG as a BroadcastPulse, does not respond, and immediately enters Diagnostics unless C_ DIAG ENABLE=0. If configured with C_DIAG_ADR=1, the Sensor treats F_DIAG as an AddressingPulse. The addressed Sensor does not respond, but enters diagnostics if C_DIAG_ ENABLE=1.
- F_SYNC: All Sensors will synchronize their SlotNumbers by setting their SlotCounters such that the next AddressingPulse is for Slot 0.

Figure 20: SSENT Sensor Addressing - with Slot Marking (4 Sensors on Bus)

Function	Type	Min. Tick	Nom. Tick	Max. Tick
F OUTPUT	Addressing/Broadcast	15	17	19
F SAMPLE	Addressing/Broadcast	31	35	39
F DIAG	Addressing/Broadcast	56	63	70
F SYNC	Broadcast	93	104	115

Table 16: SSENT Function Pulses in short_trigger Mode, outmsg_mode = 4

ASENT ADDRESSING PROTOCOL

The ASENT protocol allows Sensors to be polled in an arbitrary order. The SensorID is transmitted by the Host following any AddressingPulse as a series of 0, 1, 2, or 3 IncAdrPulses. After this sequence, the SENT line is left in a high state, and each sensor will recognize after a time period of about 18 nominal ticks

that there are no more IncAdrPulses coming. This 18 tick high period may be delayed to allow enough time for signal processing of the latched data. This is done to preserve a minimum time of 70.4 μs from the rising edge of the function and addressing pulse to end of the sync pulse, required for internal signal processing. The sensor whose ID matches the number of IncAdrPulses received will respond.

Figure 22: ASENT Sensor Addressing

ASENT FUNCTION PULSES

- F_OUTPUT: Addressed sensor will return a SENT frame with sampled magnetic data. If there is data available from a sample-and-hold operation (F_SAMPLE), then that data is returned, otherwise current data is sampled and returned. A Sensor configured with C_NO_SAMPLE=1 will not sampleand-hold, so will always return current data in response to F_OUTPUT.
- F_SAMPLE: All sensors except those configured for C_NO_ SAMPLE=1 will sample and hold their data at the rising edge of the pulse. If C_SAMPLE_ADR=0, this is a BroadcastPulse to a Sensor, and that Sensor will not respond. If C_SAMPLE_ ADR=1, this is also an AddressingPulse to a Sensor, and the addressed sensor will return a SENT frame with either the sampled or current data. It is recommended, but not required, that all Sensors on the bus be configured the same.
- F DIAG: Sensor(s) will enter self-test Diagnostics based on C_DIAG_ENABLE and C_DIAG_ADR options. If configured with C_DIAG_ADR=0, the Sensor treats F_DIAG as a BroadcastPulse, does not respond, and immediately enters Diagnostics unless C_DIAG_ENABLE=0. If configured with C_DIAG_ADR=1, the Sensor treats F_DIAG as an AddressingPulse. The addressed Sensor does not respond, but enters diagnostics if C_DIAG_ENABLE=1.

Serial Communication

The serial interface allows an external controller to read and write registers, including EEPROM, in the A1342 using a point-topoint command/acknowledge protocol. The A1342 does not initiate communication; it only responds to commands from the external controller. Each transaction consists of a command from the controller. If the command is a write, there is no acknowledging from the A1342. If the command is a read, the A1342 responds by transmitting the requested data.

NOTE:

It is the external controller's responsibility to avoid sending a Command Frame which overlaps a Read Acknowledge frame.

The serial interface uses a Manchester encoding based protocol per G.E. Thomas ($0 =$ rising edge, $1 =$ falling edge), with address and data transmitted MSB first. Four commands are recognized by the A1342: Write Access Code, Write to Volatile Memory, Write to Non-Volatile Memory (EEPROM) and Read. One frame type, Read Acknowledge, is sent by the A1342 in response to a Read command.

Table 18: ASENT Function Pulses

PROGRAMMING INFORMATION

The A1342 device uses a three-wire programming interface, where the input signal on VCC controls the program enable signal, data is transmitted on VOUT, and all signals are referenced to ground. This three-wire interface make it possible to use multiple devices with shared VCC and ground lines.

Four transactions, write access, write to EEPROM, write to volatile memory, and read, are shown in the [Figure 24](#page-32-0) to [Figure](#page-33-0) [28](#page-33-0). To initialize any communication, V_{CC} increases to a level above $V_{\text{PRGH}}(\text{min})$. At this time, VOUT is disabled and acts as input. After program enable is asserted, the external controller

must drive the output low for a minimum of two Manchester bit periods before sending the message frame. Once the command is complete, V_{CC} is reduced below $V_{PRGL}(max)$ back to its normal operating level, the output is enabled and responds to magnetic input.

When performing a write to EEPROM transaction, the A1342 requires a delay of t_w to store the data into the EEPROM. The device will respond with a high-to-low transition on VOUT to indicate the write to EEPROM sequence is complete.

Table 19: Programming Characteristics

[1] The unit t_{bit}, is the period for single bit defined by the Manchester encoding bit boundaries and is determined by the communication rate.

Serial Interface Message Structure

The general format of a command message frame is shown in [Figure 29](#page-34-1). Note that, in the Manchester coding used, a bit value of 1 is indicated by a falling edge within the bit boundary, and a bit value of zero is indicated by a rising edge within the bit boundary. The time period for the bit boundary is determined by the baud rate initiated by the external controller. The A1342 read

acknowledge is transmitted at the same rate as the command message frame. The bits are described in [Table 29](#page-43-0).

For a Write Access command frame, the data consists of 32 bits. For a Read Request frame, the data bits are omitted. For a Read Acknowledge or Write frame the data bits are defined as shown in [Figure 30,](#page-35-0) where bit 0 is the LSB.

Figure 29: General Format for Serial Interface Commands

Read and Write Transmission

The A1342 has an advanced read and write message format that permits reading and writing a partial bits of a selected address. The addresses are split into two bit fields; field 1 contains bits [11:0], field 2 contains bits [25:12]. The field select bits in the message frame determine how an address is accessed. For a description, see [Figure 30.](#page-35-0)

CRC

The serial interface uses a cyclic redundancy check (CRC) for data-bit error checking (synchronization bits are ignored during the check). The CRC algorithm is based on the following polynomial, and the calculation is represented graphically in [Figure 31.](#page-35-1)

$$
g(x) = x^3 + x + 1,
$$

The trailing 3 bits of a message frame comprise the CRC token. The CRC is initialized at 111 (see [Figure 31\)](#page-35-1).

Figure 30: Read Acknowledge or Write Frame General Structure

Figure 31: CRC Calculation

Customer/Factory Access Modes

The internal memory is accessible via the serial interface. The memory address space is divided into two areas: Factory and Customer.

Access is controlled by a specific code, which must be loaded within 500 milliseconds of power-on. The access codes are constants. The customer access code is given in [Table 21.](#page-36-0)

For software convenience, the table gives an 8 bit "address" and 32 bit "data" field, similar to a normal Write command format (the address and data fields concatenated yield the full access code). The Customer area can be written only if the serial interface receives a Customer Unlock code within 500 milliseconds after power-on reset. When the customer access code is received, factory registers are addressable but are read only.

Table 21: Customer Access Code

Customer Memory Lock

The A1342 contains lock features to prevent access to the device memory. The EEPROM parameter, dev_lock bits [2:0] in register cfg_c, configure the lock mode. When dev_lock is set to $0, 1, 2$, 4, or 7, full read and write access to the EEPROM is enabled. When dev lock is set to 3, write access to the EEPROM is disabled, write access to the volatile memory is enabled, and read access to the entire memory is enabled. When dev_lock is set to 6, write access to the device is disabled and read access to the entire memory is enabled. When dev lock is set to 5, all write and read access to the device is disabled.

Note:

Setting dev_lock to 5 may limit some factory debug support.

EEPROM Margin Checking

The A1342 contains a test mode, called EEPROM Margining, to check the logic levels of the EEPROM bits. EEPROM margining is accessible with customer EEPROM access. EEPROM margining is selectable to check all logic 1 bits, logic 0 bits, or both. To run EEPROM Margining—checking both logic 1 and logic 0 bits for the entire EEPROM—write the parameter margin start in address marg_tst_c, $0x43$, to logic 1. The results of the test are reported back in EEPROM registers ee_data_c, 0x41, and ee_status_c, 0x42. For more EEPROM Margining information and options, refer to the table Memory Address Map.

> **Note: A fail of the margin test does not force the output to a diagnostic state.**

MEMORY ADDRESS MAP

Table 22: Memory Address Map

Continued on the next page…

[Table 22](#page-37-1): Memory Address Map (continued)

[Table 22](#page-37-1): Memory Address Map (continued)

Continued on the next page…

[Table 22:](#page-37-1) Memory Address Map (continued)

[Table 22](#page-37-1): Memory Address Map (continued)

[1] All EEPROM addresses contain 32 bits. Bits 26 through 31 are used for EEPROM diagnostics. For more information, see Application Information: EEPROM Diagnostics.

PROGRAMMABLE PARAMETER REFERENCE

Table 23: die_addr_0: Address 0x02, field 2, bit 22 die_addr_1: Address 0x02, field 2, bit 23

Table 24: : bw_sel_comp_c: Address 0x03, field 2, bits 21:19

Table 25: bw_sel_c: Address 0x03, f ield 2, bits 18:16

Table 26: clamph: Address 0x08, field 1, bits 11:0

Table 27: clampl: Address 0x08, field 2, bits 23:12

Table 28: sent_pwm_rate: Address 0x14, field 1, bits 7:3

Table 29: qo_c: Address 0x06 bits 15:0

Allegro MicroSystems, LLC \hphantom{i} 955 Perimeter Road Manchester, NH 03103-3353 U.S.A. www.allegromicro.com

Table 30: sensm_c: Address 0x03, field 2, bits 14:12

Table 31: sens_c: Address 0x03, field 1, bits 10:0

Table 32: senstc1_hot_c: Address 0x04, field 1, bits 10:0

Table 33: senstc2_hot_c: Address 0x04, field 1, bits 9:0 senstc2_cld_c: Address 0x04, field 2, bits 21:12

PACKAGE OUTLINE DRAWING

Figure 32: Package UC, 3-Pin SIP

Revision History

Copyright ©2019, Allegro MicroSystems, LLC

Allegro MicroSystems, LLC reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in any devices or systems, including but not limited to life support devices or systems, in which a failure of Allegro's product can reasonably be expected to cause bodily harm.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, LLC assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

Copies of this document are considered uncontrolled documents.

For the latest version of this document, visit our website:

www.allegromicro.com

