

## HDMI™ 1.4 Redriver Source-side Application

### Features

- HDMI™ 1.4 compliant re-driver
- Operation upto 3.4 Gbps per lane (340MHz pixel clock)
  - 4K x 2K 24Hz(297MHz)
  - 3D Video formats(1080p, 1080i, 720p)
- Support up to 48-bit per pixel Deep Color™
- Convert low-swing DC or AC coupled differential input
  - Open-drain current steering Rx terminated differential output
  - Support Dual Mode DisplayPort source devices
- Provide Output Squelch function to turn off TMDS common mode output buffer when TMDS clock is not present
- Built-in Rx sense detection function
- Programmable equalizer, emphasis and amplitude settings to achieve optimized HDMI signal integrity
- Integrated Passive DDC level shifter
  - 3.3V source to 5V sink
- Idle clock detection function for output squelch and auto standby
- Programmable input TMDS termination control (on or off)
- 3.3V Power supply required
- Integrated ESD protection on I/O pins
  - 8kV contact per IEC61000-4-2, level 4
  - 8kV HBM
- Packaging
  - Pb-free & Green
  - 32-contact TQFN (ZL)Description

### Application

- Notebook computers and docking station
- Set-Top Box(STB)
- A/V Home entertainment systems
- Dongle and switch boxes

### Description


PI3HDMI511 is TMDS Redriver supporting HDMI 1.4 and DVI specifications up to a data rate of 3.4Gbps with 48-bit per pixel Deep Color™. It also support enhanced robust ESD/EOS protection of 8kV, which is required by many consumer video networks today.

It converts the DC and AC coupled source devices into the HDMI compliant signal with proper signal swing, espically in the Notebook HDMI and Dual mode DP PC systems.

Programmable termination settings at TMDS input help to avoid the compatibility issue caused by non standard HDMI source to determine the connection status of TMDS channel with proper termination voltage setting.

With Pericom's intelligent power management techniques, the PI3HDMI511 can automatically enter low power states when no valid signal presents on the TMDS link.


### Pin Configuration



### Pin Description

| Pin #      | Pin Name | Type   | Description                                                                                                                                                                                                                                                          |
|------------|----------|--------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 2          | CEXT     | PWR    | LDO output for internal core supplier. External capacitor 2.2 to 4.7μF should be added to GND.                                                                                                                                                                       |
| 3          | IN_D2-   | I      | TMDS inputs. $R_T=50$ ohm                                                                                                                                                                                                                                            |
| 4          | IN_D2+   | I      |                                                                                                                                                                                                                                                                      |
| 5          | IN_D1-   | I      |                                                                                                                                                                                                                                                                      |
| 6          | IN_D1+   | I      |                                                                                                                                                                                                                                                                      |
| 7          | IN_D0-   | I      |                                                                                                                                                                                                                                                                      |
| 8          | IN_D0+   | I      |                                                                                                                                                                                                                                                                      |
| 9          | IN_CLK-  | I      |                                                                                                                                                                                                                                                                      |
| 10         | IN_CLK+  | I      |                                                                                                                                                                                                                                                                      |
| 11         | HPD_SRC  | O      | HPD output; internal pull-down at 300K ohm                                                                                                                                                                                                                           |
| 12         | SDA_SRC  | IO     | DDC Data on source side                                                                                                                                                                                                                                              |
| 13         | SCL_SRC  | IO     | DDC Clock on source side                                                                                                                                                                                                                                             |
| 15         | Test     | I      | Must be tied LOW for normal operation                                                                                                                                                                                                                                |
| 16         | OC_S0    | I      | TMDS output pre-emphasis selection. See OC_S0 truth table for functionality.<br>This pin has internal 100K ohm pull-up                                                                                                                                               |
| 17         | EQ_S0    | I      | TMDS input equalization selection.<br>If LOW or floating , EQ is set at 9dB for all TMDS data inputs<br>If HIGH, EQ is set at 15dB for all TMDS data inputs (please note, TMDS clock inputs are always set to 3dB EQ)<br>This pin has an internal 100K ohm pull-down |
| 18         | OUT_CLK+ | O      | TMDS outputs.                                                                                                                                                                                                                                                        |
| 19         | OUT_CLK- | O      |                                                                                                                                                                                                                                                                      |
| 20         | OUT_D0+  | O      |                                                                                                                                                                                                                                                                      |
| 21         | OUT_D0-  | O      |                                                                                                                                                                                                                                                                      |
| 23         | OUT_D1+  | O      |                                                                                                                                                                                                                                                                      |
| 24         | OUT_D1-  | O      |                                                                                                                                                                                                                                                                      |
| 25         | OUT_D2+  | O      |                                                                                                                                                                                                                                                                      |
| 26         | OUT_D2-  | O      |                                                                                                                                                                                                                                                                      |
| 27         | SCL_SINK | IO     | Sink side DDC Clock                                                                                                                                                                                                                                                  |
| 28         | SDA_SINK | IO     | Sink side DDC Data                                                                                                                                                                                                                                                   |
| 29         | HPD_SINK | I      | Sink side hot plug detector input; internal pull-down at 120K ohm.                                                                                                                                                                                                   |
| 30         | /OE      | I      | Output Enable control. Active low. Internal 100K ohm pull-down. See truth table for functionality.                                                                                                                                                                   |
| 1, 22      | VDD      | PWR    | 3.3V power supply                                                                                                                                                                                                                                                    |
| 14, 31, 32 | GND      | Ground | Power Ground                                                                                                                                                                                                                                                         |

### Block diagram:



### Description of Operation

#### Squelch function:

Squelch control is using low frequency signal detection. When TMDS input clock frequency is less than 10MHz, it will show no input signal. When input signal is not present, IC will enter power-down mode.

#### Rx-sense detector:

The PI3HDMI511 will check 50 ohm termination resistor( $R_T$ ) within HDMI Rx chipset. If the  $R_T=50$  ohm is not present, we assume no valid HDMI Rx is connected.

Therefore, IC will turn off our 50 ohm input termination resistor for all TMDS data and clock channels. When no valid  $R_T = 50$  ohm is detected in the HDMI Receiver, the IC will enter to the power-down mode.

### OC\_S0 Truth Table

#### TMDS Output Pre-emphasis Setting

| OC_S0<br>(internal<br>pull-up) | Single-end<br>Vswing (mV) | Pre-emphasis<br>(dB) |
|--------------------------------|---------------------------|----------------------|
| 0                              | 500                       | 0 (open drain)       |
| 1                              | 500                       | 2.5 (open drain)     |

#### Note

For clock channel, pre-emphasis value is fixed to 0 dB.

#### TMDS Input Equalization Setting

| EQ_S0 | Equalization<br>(dB) |
|-------|----------------------|
| 0     | 9dB                  |
| 1     | 15dB                 |

#### Note

For CLK channel, the EQ value is fixed to 3dB.

#### /OE Truth Table

| /OE | Operation             |
|-----|-----------------------|
| 0   | Normal Operation Mode |
| 1   | Power Down Mode       |

### Absolute Maximum Ratings

| Item                               | Rating                 |
|------------------------------------|------------------------|
| Supply Voltage to Ground Potential | 5.5V                   |
| All Inputs and Outputs             | -0.5V to $V_{DD}+0.5V$ |
| Storage Temperature                | -65 to +150°C          |
| Junction Temperature               | 150°C                  |
| Soldering Temperature              | 260°C                  |

Note: Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### Recommended Operation Conditions

| Parameter                                         | Min. | Typ. | Max. | Unit |
|---------------------------------------------------|------|------|------|------|
| Ambient Operating Temperature                     | -40  |      | +85  | °C   |
| Power Supply Voltage (measured in respect to GND) | 3.0  | 3.3  | 3.6  | V    |

### DC Specification

| Parameter           | Parameter                                   | Conditions                                                               | Min. | Typ. | Max. | Unit    |
|---------------------|---------------------------------------------|--------------------------------------------------------------------------|------|------|------|---------|
| $V_{DD}$            | Operating Voltage                           |                                                                          |      | 3.3  |      | V       |
| $I_{DD}$            | $V_{DD}$ Supply Current                     | Output Enable (open drain 500mV single-ended 0dB pre-emphasis)           |      | 120  | 150  | mA      |
| $I_{dd\_Squelch}$   | Supply Current in squelch mode              | Input TMDS signal not valid, /OE = Low                                   |      | 11   | 13   | mA      |
| $I_{dd\_Rx\ Sense}$ | supply current when no 50ohm detected in Rx | Input TMDS is valid, but 50ohm Rx Sense(RXSEN) is not detected /OE = Low |      | 4    | 5    | mA      |
| $I_{stb}$           | Standby mode                                | $V_{DD}=3.6V$ , HPD_SINK=0, /OE = High                                   |      | 4    | 5    | mA      |
| $V_{OL\_HPD}$       | Open Drain Output Low Voltage               | $I_{OL} = 4\text{ mA}$                                                   | 0    |      | 0.4  | V       |
| $I_{OFF\_HPD}$      | Off leakage current                         | $V_{DD}=0$ , $V_{IN}=3.6V$                                               |      |      | 20   | $\mu A$ |
|                     |                                             | $V_{DD}=0$ , $V_{IN}=5.5V$                                               |      |      | 40   |         |
| $I_{OZ\_HPD}$       | Open drain Output leakage current           | $V_{DD}=3.6$ , $V_{IN}=3.6V$                                             |      |      | 20   |         |
|                     |                                             | $V_{DD}=3.6$ , $V_{IN}=5.5V$                                             |      |      | 40   |         |

### HPD\_SINK

| Symbol          | Parameter                        | Conditions             | Min. | Typ. | Max. | Units |
|-----------------|----------------------------------|------------------------|------|------|------|-------|
| I <sub>IH</sub> | High level digital input current | V <sub>IH</sub> = VDD  | 25   |      | 40   | μA    |
| I <sub>IL</sub> | Low level digital input current  | V <sub>IL</sub> = GND  | -10  |      | 10   | μA    |
| V <sub>IH</sub> | High level digital input voltage | V <sub>DD</sub> = 3.3V | 2.0  |      |      | V     |
| V <sub>IL</sub> | Low level digital input voltage  |                        | 0    |      | 0.8  | V     |

### Control Pin (/OE)

| Symbol          | Parameter                        | Conditions            | Min. | Typ. | Max. | Units |
|-----------------|----------------------------------|-----------------------|------|------|------|-------|
| I <sub>IH</sub> | High level digital input current | V <sub>IH</sub> = VDD | 30   |      | 45   | μA    |
| I <sub>IL</sub> | Low level digital input current  | V <sub>IL</sub> = GND | -10  |      | 10   | μA    |
| V <sub>IH</sub> | High level digital input voltage |                       | 2.0  |      |      | V     |
| V <sub>IL</sub> | Low level digital input voltage  |                       | 0    |      | 0.8  | V     |

### DDC Channel Block

| Symbol            | Parameter                | Conditions                                                                                                         | Min. | Typ. | Max. | Units |
|-------------------|--------------------------|--------------------------------------------------------------------------------------------------------------------|------|------|------|-------|
| C <sub>IO</sub>   | Input/Output capacitance | V <sub>I</sub> peak-peak = 1V, 100 KHz                                                                             |      | 10   |      | pF    |
| R <sub>ON</sub>   | On resistance            | I <sub>O</sub> = 3mA, V <sub>O</sub> = 0.4V                                                                        |      | 25   | 50   | Ω     |
| V <sub>pass</sub> | Switch Output voltage    | V <sub>I</sub> = 3.3V, I <sub>I</sub> = 100uA<br>V <sub>DD</sub> = 3.3V, External pull-up to VDD(15K ohm ~ 5K ohm) | 1.5  | 2.0  | 2.5  | V     |

### Control Pins(OC\_S0 with 100K ohm pull-up)

| Symbol          | Parameter                      | Conditions            | Min. | Typ. | Max. | Units |
|-----------------|--------------------------------|-----------------------|------|------|------|-------|
| I <sub>IH</sub> | High level logic input current | V <sub>IH</sub> = VDD |      |      | 10   | μA    |
| I <sub>IL</sub> | Low level logic input current  | V <sub>IL</sub> = GND |      | 35   | 50   | μA    |

### Control Pins(EQ\_S0 with 100K ohm pull-down)

| Symbol          | Parameter                      | Conditions            | Min. | Typ. | Max. | Units |
|-----------------|--------------------------------|-----------------------|------|------|------|-------|
| I <sub>IH</sub> | High level logic input current | V <sub>IH</sub> = VDD |      | 35   | 50   | μA    |
| I <sub>IL</sub> | Low level logic input current  | V <sub>IL</sub> = GND |      |      | 10   | μA    |

### TMDS Differential Pins

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units |
|--------|-----------|------------|------|------|------|-------|
|--------|-----------|------------|------|------|------|-------|

|                      |                                                                 |                                                  |                      |    |                      |    |
|----------------------|-----------------------------------------------------------------|--------------------------------------------------|----------------------|----|----------------------|----|
| V <sub>OH</sub>      | Single-ended high level output voltage                          | V <sub>DD</sub> = 3.3V, R <sub>out</sub> =50 ohm | V <sub>DD</sub> -10  |    | V <sub>DD</sub> +10  | mV |
| V <sub>OL</sub>      | Single-ended low level output voltage                           |                                                  | V <sub>DD</sub> -600 |    | V <sub>DD</sub> -400 | mV |
| V <sub>swing</sub>   | Single-ended output swing voltage                               |                                                  | 400                  |    | 600                  | mV |
| V <sub>OD(O)</sub>   | Overshoot of output differential voltage <sup>(1)</sup>         |                                                  |                      |    | 180                  | mV |
| V <sub>OD(U)</sub>   | Undershoot of output differential voltage <sup>(2)</sup>        |                                                  |                      |    | 200                  | mV |
| V <sub>OD(U)</sub>   | Change in steady-state common-mode output voltage between logic |                                                  |                      |    | 5                    | mV |
| I <sub>OS</sub>      | Short Circuit output current                                    |                                                  | -12                  |    | 12                   | mA |
|                      | Short Circuit output current                                    | at double termination mode                       | -24                  |    | 24                   |    |
| V <sub>I(open)</sub> | Single-ended input voltage under high impedance input or open   | I <sub>I</sub> = 10uA                            | V <sub>DD</sub> -10  |    | V <sub>DD</sub> +10  | mV |
| R <sub>T</sub>       | Input termination resistance                                    | V <sub>IN</sub> = 2.9V                           | 45                   | 50 | 55                   | Ω  |
| I <sub>OZ</sub>      | Leakage current with Hi-Z I/O                                   | V <sub>DD</sub> = 3.6V, /OE=High                 |                      |    | 10                   | μA |

Note:

1. Overshoot of output differential voltage  $V_{OD(O)} = (V_{SWING(MAX)} * 2) * 15\%$ ,
2. Undershoot of output differential voltage  $V_{OD(U)} = (V_{SWING(MIN)} * 2) * 25\%$

### AC Characteristics (Over recommended operating conditions unless otherwise noted)

#### TMDS Differential Pins

| Symbol        | Parameter                                        | Conditions                                                            | Min. | Typ. | Max. | Units |
|---------------|--------------------------------------------------|-----------------------------------------------------------------------|------|------|------|-------|
| $t_{pd}$      | Propagation delay                                | $V_{DD} = 3.3V$ , $R_{out} = 50\text{-ohm}$                           |      |      | 2000 | ps    |
| $t_r$         | Differential output signal rise time (20% - 80%) |                                                                       |      |      | 190  |       |
| $t_f$         | Differential output signal fall time (20% - 80%) |                                                                       |      |      | 190  |       |
| $t_{sk(p)}$   | Pulse skew                                       |                                                                       |      | 10   | 50   | ps    |
| $t_{sk(D)}$   | Intra-pair differential skew                     |                                                                       |      | 23   | 50   |       |
| $t_{sk(o)}$   | Inter-pair differential skew                     |                                                                       |      |      | 100  |       |
| $t_{jit(pp)}$ | Peak-to-peak output jitter CLK residual jitter   | Data Input = 1.65 Gbps HDMI data pattern<br>CLK Input = 165 MHz clock |      | 15   | 30   | ps    |
| $t_{jit(pp)}$ | Peak-to-peak output jitter DATA Residual Jitter  |                                                                       |      | 18   | 50   |       |
| $t_{en}$      | Enable time                                      |                                                                       |      |      | 1000 | ns    |
| $t_{dis}$     | Disable time                                     |                                                                       |      |      | 10   |       |


#### DDC I/O Pins (SCL\_SRC, SCL\_SINK, SDA\_SRC, SDA\_SINK)

| Symbol        | Parameter         | Conditions          | Min. | Typ. | Max. | Units |
|---------------|-------------------|---------------------|------|------|------|-------|
| $t_{pd(DDC)}$ | Propagation Delay | $C_L = 10\text{pF}$ |      | 0.4  | 2.5  | ns    |

#### Control and Status Pins (HPD\_SINK, HPD)

| Symbol        | Parameter         | Conditions                                                       | Min. | Typ. | Max. | Units |
|---------------|-------------------|------------------------------------------------------------------|------|------|------|-------|
| $t_{pd(HPD)}$ | Propagation Delay | $C_L = 10\text{pF}$ , pull-up resistor=1K ohm, Open drain output |      | 10   |      | ns    |

**Packaging Mechanical: 32-Contact TQFN (ZL)**



09-0125

Please check for the latest package information on the Pericom web site at [www.pericom.com/packaging/](http://www.pericom.com/packaging/).

**Related DisplayPort/Dual Mode DisplayPort Products**

| Part Number  | Product Description                                                                                      | Availability |
|--------------|----------------------------------------------------------------------------------------------------------|--------------|
| PI3HDMI1201  | DisplayPort 1.2 Re-driver with built-in AUX listener                                                     | Now          |
| PI3VDP1430   | Dual Mode DisplayPort to HDMI Level Shifter and Re-driver                                                | Now          |
| PI3HDMI611   | 3.4G HDMI1.4 Re-driver for Sink application, supporting Dual Mode DisplayPort                            | Now          |
| PI3VDP3212   | 2-Lane DisplayPort1.2 Compliant Switch                                                                   | Now          |
| PI3VDP12412  | 4-Lane DisplayPort1.2 Compliant Switch                                                                   | Now          |
| PI3HDMI412AD | 1:2 Active 3.4Gbps HDMI1.4 compliant Splitter/Re-driver                                                  | Now          |
| PI3HDMI521   | 2:1 3.4Gbps HDMI1.4 Switch/Re-driver with built-in ARC and Fast Switching support for Source Application | Now          |
| PI3HDMI621   | 2:1 3.4Gbps HDMI1.4 Switch/Re-driver with built-in ARC and Fast Switching support for Sink Application   | Now          |
| PI3HDMI336   | 3:1 Active 3.4Gbps HDMI Switch/Re-driver with I <sup>2</sup> C control and ARC Transmitter               | Now          |

**Reference Information**

| Document | Description                                                                                                                                                                                                                                                                                                                                  |
|----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| AN       | PI3HDMI511 HDMI1.4 Application Note                                                                                                                                                                                                                                                                                                          |
| VESA     | VESA DisplayPort Standard Version 1 Revision 2, Video Electronics Standards Association, January 5, 2010<br>VESA DisplayPort Dual-Mode Standard Version 1, Video Electronics Standards Association, February 10, 2012<br>VESA DisplayPort Interoperability Guideline Version 1.1a, Video Electronics Standards Association, February 5, 2009 |
| HDMI     | High-Definition Multimedia Interface Specification Version 1.4, HDMI Licensing, LLC, June 5, 2009                                                                                                                                                                                                                                            |

**Ordering Information**

| Ordering Number | Package Code | Package Description             |
|-----------------|--------------|---------------------------------|
| PI3HDMI511ZLE   | ZLE          | Pb-free & Green 32-Contact TQFN |

- Thermal characteristics can be found on the company web site at [www.pericom.com/packaging/](http://www.pericom.com/packaging/)
- E = Pb-free and Green
- X suffix = Tape/Reel

**Revision Histroy**

| Date     | Changes                                                               |
|----------|-----------------------------------------------------------------------|
| 07/19/12 | Add Tr in the block diagram, IDD,Istb with Passive DDC level shifter. |

## Appendix A: Generic Application Information

### Eye Diagram Performance:




Figure 1: Eye Diagram at 1920x1080p 48bit Deep Color with 48" Input Trace, 9dB Equalization, 500mV Swing, 2.5dB Pre-emphasis.

## Measurement setup:




Figure 2: Test Setup of AC-coupled TMDS Input





Figure 3: Test Setup of DC-coupled TMDS Input

## Application Information:



**Figure 4: Application Diagram**

For more detailed application information, please refer to “PI3HDMI511\_HDMI\_ApplicationInformation.doc”.

## Recommended Power Supply Decoupling Circuit

Figure 5 is the recommended power supply decoupling circuit configuration. It is recommended to put a 0.1μF decoupling capacitors on each VDD pin of our part. Four 0.1μF decoupling capacitors are put in Figure 5 with an assumption of only four VDD pins on our part.

On top of 0.1μF decoupling capacitor on each VDD pin, it is recommended to put a 10μF decoupling capacitor near our part's VDD for stabilizing the power supply for our part. Ferrite bead is also recommended for isolating the power supply for our part and other power supplies in other parts of the circuit. But, it is optional and depends on the power supply conditions of other circuits.




Figure 5 Recommended Power Supply Decoupling Circuit Diagram

### Requirements on the Decoupling Capacitors

- i: There is no special requirement on the material of the capacitors. Ceramic capacitors are generally being used with typically materials of X5R or X7R.
- ii: 0.1uF decoupling capacitor in 0402 package is recommended.

### Layout and Decoupling Capacitor Placement Consideration

- i. Each 0.1μF decoupling capacitor should be placed as close as possible to each VDD pin.
- ii. VDD and GND planes should be used to provide a low impedance path for power and ground.
- iii. Via holes should be placed to connect to VDD and GND planes directly.
- iv. The width between the traces should be as wide as possible.
- v. Trace length should be as short as possible.
- vi. The placement of decoupling capacitor and the way of routing trace should consider the power flowing criteria.
- vii. 10μF capacitor should also be placed close to our part and should be placed in the middle location of 0.1μF capacitors.
- viii. Avoid the large current circuit placed close to our part; especially when it is shared the same VDD and GND planes, since large current flowing on our VDD or GND planes will generate a potential variation on the VDD or GND of our part.






Figure 6 Layout and Decoupling Capacitor Placement Diagram

## Appendix B: Evaluation Board Schematic and Layout



# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Diodes Incorporated:

[PI3HDMI511ZLE](#) [PI3HDMI511AZLEX](#) [PI3HDMI511AZLE](#) [PI3HDMI511ZLE+DA](#) [PI3HDMI511ZLE+DAX](#)