

# TMS320F2838x Microcontrollers With Connectivity Manager

## 1 Device Overview

### 1.1 Features

- Dual-core C28x architecture
  - Two TMS320C28x 32-bit CPUs
    - 200 MHz
    - IEEE 754 double-precision (64-bit) Floating-Point Unit (FPU)
    - Trigonometric Math Unit (TMU)
    - CRC engine and instructions (VCRC)
    - Fast Integer Division (FINTDIV)
  - 512KB (256KW) of flash on each CPU (ECC-protected)
  - 44KB (22KW) of local RAM on each CPU
  - 128KB (64KW) of global RAM shared between the two CPUs (parity-protected)
- Two Control Law Accelerators (CLAs)
  - 200 MHz
  - IEEE 754 single-precision floating-point
  - Executes code independently of C28x CPU
- System peripherals
  - Two External Memory Interfaces (EMIFs) with ASRAM and SDRAM support
  - Two 6-channel Direct Memory Access (DMA) controllers
  - Up to 169 General-Purpose Input/Output (GPIO) pins with input filtering
  - Expanded Peripheral Interrupt controller (ePIE)
  - Low-power mode (LPM) support
  - Dual-zone security for third-party development
  - Unique Identification (UID) number
  - Embedded Real-time Analysis and Diagnostic (ERAD)
  - Background CRC (BGCR)C)
- Connectivity Manager (CM)
  - Arm® Cortex®-M4 processor
  - 125 MHz
  - 512KB of flash (ECC-protected)
  - 96KB of RAM (ECC-protected or parity-protected)
  - Advanced Encryption Standard (AES) accelerator
  - Generic CRC (GCRC)
  - 32-channel Micro Direct Memory Access (μDMA) controller
  - Universal Asynchronous Receiver/Transmitter (CM-UART)
  - Inter-integrated Circuit (CM-I2C)
    - Synchronous Serial Interface (SSI)
    - 10/100 Ethernet 1588 MII/RMII
    - MCAN (CAN-FD)
- C28x communications peripherals
  - Fast Serial Interface (FSI) with two transmitters and eight receivers
  - Four high-speed (up to 50-MHz) SPI ports (pin-bootable)
  - Four Serial Communications Interfaces (SCI/UART) (pin-bootable)
  - Two I2C interfaces (pin-bootable)
  - Power-Management Bus (PMBus) interface
  - Two Multichannel Buffered Serial Ports (McBSPs)
- CM-C28x shared communications peripherals
  - EtherCAT® Slave Controller (ESC)
  - USB 2.0 (MAC + PHY)
  - Two Controller Area Network (CAN) modules (pin-bootable)
- Analog subsystem
  - Four Analog-to-Digital Converters (ADCs)
    - 16-bit mode
      - 1.1 MSPS each
      - 12 differential or 24 single-ended inputs
    - 12-bit mode
      - 3.5 MSPS each
      - 24 single-ended inputs
    - Single sample-and-hold (S/H) on each ADC
    - Hardware post-processing of conversions
  - Eight windowed comparators with 12-bit Digital-to-Analog Converter (DAC) references
  - Three 12-bit buffered DAC outputs
- Control peripherals
  - 32 Pulse Width Modulator (PWM) channels
    - High resolution on both A and B channels of 8 PWM modules (16 channels)
    - Dead-band support (on both standard and high resolution)
  - Seven Enhanced Capture (eCAP) modules
    - High-resolution Capture (HRCAP) available on two of the seven eCAP modules
  - Three Enhanced Quadrature Encoder Pulse (eQEP) modules
  - Eight Sigma-Delta Filter Module (SDFM) input channels, 2 independent filters per channel



- Configurable Logic Block (CLB)
  - Augments existing peripheral capability
  - Supports position manager solutions
- Clock and system control
  - Two internal zero-pin 10-MHz oscillators
  - On-chip crystal oscillator
  - Windowed watchdog timer module
  - Missing clock detection circuitry
  - Dual-clock Comparator (DCC)
- 1.2-V core, 3.3-V I/O design
- Package options:
  - Lead-free, green packaging
  - 337-ball New Fine Pitch Ball Grid Array (nFBGA) [ZWT suffix]
- Temperature options:
  - S: –40°C to 125°C junction
  - Q: –40°C to 125°C ambient (AEC Q100 qualification for automotive applications)

## 1.2 Applications

- [Medium/short range radar](#)
- [HVAC large commercial motor control](#)
- [Automated sorting equipment](#)
- [CNC control](#)
- [Central inverter](#)
- [String inverter](#)
- [Inverter & motor control](#)
- [On-board \(OBC\) & wireless charger](#)
- [Linear motor segment controller](#)
- [Servo drive control module](#)
- [Industrial AC-DC](#)
- [Three phase UPS](#)

## 1.3 Description

[C2000™ 32-bit microcontrollers](#) are optimized for processing, sensing, and actuation to improve closed-loop performance in [real-time control applications](#) such as [industrial motor drives](#); [solar inverters and digital power](#); [electrical vehicles and transportation](#); [motor control](#); and [sensing and signal processing](#).

The TMS320F2838x is a powerful 32-bit floating-point microcontroller unit (MCU) designed for advanced closed-loop control applications. The F2838x supports a dual-core C28x architecture along with a new Connectivity Manager that offloads critical communication tasks, significantly boosting system performance. The integrated analog and control peripherals with advanced connectivity peripherals like EtherCAT and Ethernet also let designers consolidate real-time control and real-time communications architectures, reducing requirements for multicontroller systems.

The dual real-time control subsystems are based on TI's 32-bit C28x floating-point CPUs, which provide 200 MHz of signal processing performance in each core. The C28x CPUs are further boosted by the TMU accelerator, which enables fast execution of algorithms with trigonometric operations common in transforms and torque loop calculations.

The F2838x microcontroller family features two CLA real-time control coprocessors. The CLA is an independent 32-bit floating-point processor that runs at the same speed as the main CPU. The CLA responds to peripheral triggers and executes code concurrently with the main C28x CPU. This parallel processing capability can effectively double the computational performance of a real-time control system. By using the CLA to service time-critical functions, the main C28x CPU is free to perform other tasks, such as communications and diagnostics. The dual C28x+CLA architecture enables intelligent partitioning between various system tasks. For example, one C28x+CLA core can be used to track speed and position, while the other C28x+CLA core can be used to control torque and current loops.

The Connectivity Manager subsystem is based on the Cortex-M4 CPU and has access to advanced communication IPs like EtherCAT, Ethernet, MCAN (CAN-FD), and AES.

The TMS320F2838x supports up to 1.5MB (512KB per CPU) of flash memory with error correction code (ECC) and up to 312KB (216KB total for C28x CPU1 and CPU2, and 96KB on the Cortex-M4) of SRAM. Two 128-bit secure zones are also available on the device for code protection.

Performance analog and control peripherals are also integrated on the F2838x MCU to further enable system consolidation. Four independent 16-bit ADCs provide precise and efficient management of multiple analog signals, which ultimately boosts system throughput. The sigma-delta filter module (SDFM) works in conjunction with the sigma-delta modulator to enable isolated current shunt measurements. The Comparator Subsystem (CMPSS) with windowed comparators allows for protection of power stages when current limit conditions are exceeded or not met. Other analog and control peripherals include DACs, PWMs, eCAPs, eQEPs, and other peripherals.

Peripherals such as EMIFs, CAN modules (ISO 11898-1/CAN 2.0B-compliant), EtherCAT, Ethernet, and MCAN (CAN-FD) extend the connectivity of the F2838x. Lastly, a USB 2.0 port with MAC and PHY lets users easily add universal serial bus (USB) connectivity to their application.

The Embedded Real-Time Analysis and Diagnostic (ERAD) module enhances the debug and system analysis capabilities of the device by providing additional hardware breakpoints and counters for profiling.

To learn more about the C2000 MCUs, visit the C2000 Overview at [www.ti.com/c2000](http://www.ti.com/c2000).

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE
TMS320F28388DZWT	nFBGA (337)	16.0 mm x 16.0 mm
TMS320F28388SZWT	nFBGA (337)	16.0 mm x 16.0 mm
TMS320F28386DZWT	nFBGA (337)	16.0 mm x 16.0 mm
TMS320F28386SZWT	nFBGA (337)	16.0 mm x 16.0 mm
TMS320F28384DZWT	nFBGA (337)	16.0 mm x 16.0 mm
TMS320F28384SZWT	nFBGA (337)	16.0 mm x 16.0 mm

(1) For more information on these devices, see [Mechanical, Packaging, and Orderable Information](#).

## 1.4 Functional Block Diagram

The **Functional Block Diagram** shows the CPU system and associated peripherals.




Figure 1-1. Functional Block Diagram

## Table of Contents

<b>1</b>	<b>Device Overview</b> .....	<b><a href="#">1</a></b>	5.12	Connectivity Manager (CM) Peripherals .....	<a href="#">218</a>
1.1	Features .....	<a href="#">1</a>	<b>6</b>	<b>Detailed Description</b> .....	<b><a href="#">238</a></b>
1.2	Applications .....	<a href="#">2</a>	6.1	Overview .....	<a href="#">238</a>
1.3	Description .....	<a href="#">2</a>	6.2	Functional Block Diagram .....	<a href="#">238</a>
1.4	Functional Block Diagram .....	<a href="#">4</a>	6.3	Memory .....	<a href="#">240</a>
<b>2</b>	<b>Revision History</b> .....	<b><a href="#">6</a></b>	6.4	Identification.....	<a href="#">248</a>
<b>3</b>	<b>Device Comparison</b> .....	<b><a href="#">10</a></b>	6.5	Bus Architecture – Peripheral Connectivity.....	<a href="#">249</a>
3.1	Related Products .....	<a href="#">12</a>	6.6	Boot ROM and Peripheral Booting.....	<a href="#">251</a>
<b>4</b>	<b>Terminal Configuration and Functions</b> .....	<b><a href="#">13</a></b>	6.7	Dual Code Security Module (DCSM) .....	<a href="#">257</a>
4.1	Pin Diagrams.....	<a href="#">13</a>	6.8	C28x (CPU1/CPU2) Subsystem .....	<a href="#">258</a>
4.2	Pin Attributes .....	<a href="#">18</a>	6.9	Connectivity Manager (CM) Subsystem .....	<a href="#">274</a>
4.3	Signal Descriptions .....	<a href="#">50</a>	<b>7</b>	<b>Applications, Implementation, and Layout</b> .....	<b><a href="#">284</a></b>
4.4	Pins With Internal Pullup and Pulldown.....	<a href="#">71</a>	7.1	TI Reference Design.....	<a href="#">284</a>
4.5	Pin Multiplexing.....	<a href="#">72</a>	<b>8</b>	<b>Device and Documentation Support</b> .....	<b><a href="#">285</a></b>
4.6	Connections for Unused Pins .....	<a href="#">85</a>	8.1	Device and Development Support Tool Nomenclature .....	<a href="#">285</a>
<b>5</b>	<b>Specifications</b> .....	<b><a href="#">86</a></b>	8.2	Markings .....	<a href="#">286</a>
5.1	Absolute Maximum Ratings .....	<a href="#">86</a>	8.3	Tools and Software .....	<a href="#">287</a>
5.2	ESD Ratings – Commercial .....	<a href="#">87</a>	8.4	Documentation Support.....	<a href="#">288</a>
5.3	ESD Ratings – Automotive.....	<a href="#">87</a>	8.5	Related Links .....	<a href="#">289</a>
5.4	Recommended Operating Conditions.....	<a href="#">87</a>	8.6	Support Resources .....	<a href="#">289</a>
5.5	Power Consumption Summary.....	<a href="#">88</a>	8.7	Trademarks .....	<a href="#">289</a>
5.6	Electrical Characteristics .....	<a href="#">94</a>	8.8	Electrostatic Discharge Caution .....	<a href="#">289</a>
5.7	Thermal Resistance Characteristics .....	<a href="#">95</a>	8.9	Glossary.....	<a href="#">289</a>
5.8	System .....	<a href="#">96</a>	<b>9</b>	<b>Mechanical, Packaging, and Orderable Information</b> .....	<b><a href="#">290</a></b>
5.9	C28x Analog Peripherals .....	<a href="#">128</a>	9.1	Packaging Information .....	<a href="#">290</a>
5.10	C28x Control Peripherals .....	<a href="#">159</a>			
5.11	C28x Communications Peripherals .....	<a href="#">176</a>			

## 2 Revision History

Changes from March 10, 2020 to May 18, 2020 (from A Revision (March 2020) to B Revision)	Page
• <b>Global:</b> The TMS320F28388D, TMS320F28386D, TMS320F28384D TMS320F28388S, TMS320F28386S, and TMS320F28384S devices are now fully qualified production devices. ....	<a href="#">1</a>
• <b>Figure 1-1</b> (Functional Block Diagram): Replaced Bridge with Peripheral Frame name. ....	<a href="#">4</a>
• <b>Table 3-1</b> (Device Comparison): Changed eCAP from Type 1 to Type 2. Changed SDFM channels from Type 0 to Type 2. ....	<a href="#">10</a>
• <b>Table 3-1:</b> Updated eCAP/HRCAP (Channels with high-resolution capability). Updated ePWM/HRPWM (Channels with high-resolution capability). ....	<a href="#">10</a>
• <b>Section 4.5.3</b> (Output X-BAR, CLB X-BAR, CLB Output X-BAR, and ePWM X-BAR): Changed section title from "Output X-BAR and ePWM X-BAR" to "Output X-BAR, CLB X-BAR, CLB Output X-BAR, and ePWM X-BAR". Updated section. ....	<a href="#">81</a>
• <b>Figure 4-7</b> (Output X-BAR, CLB X-BAR, CLB Output X-BAR, and ePWM X-BAR Sources): Replaced "Output X-BAR and ePWM X-BAR" figure with "Output X-BAR, CLB X-BAR, CLB Output X-BAR, and ePWM X-BAR Sources" figure. ....	<a href="#">82</a>
• <b>Table 4-12</b> (Connections for Unused Pins): Added "ADCINx (DAC pins)". Changed "ADCINx" to "ADCINx (except DAC pins)". ....	<a href="#">85</a>
• <b>Section 5.1</b> (Absolute Maximum Ratings): Updated table. ....	<a href="#">86</a>
• <b>Section 5.6</b> (Electrical Characteristics): Updated table. ....	<a href="#">86</a>
• <b>Table 5-1</b> (System Current Consumption (External Supply)): Updated table and added footnote about VDD current values. ....	<a href="#">88</a>
• <b>Section 5.5.1</b> (Operating Mode Test Description): Added "CPU1 and CPU2 are operating at 200 MHz and CM is operating at 125 MHz" to list of test condition properties. ....	<a href="#">89</a>
• <b>Section 5.5.2</b> (Current Consumption Graphs): Added section. ....	<a href="#">90</a>
• <b>Table 5-2</b> (Typical Current Reduction per Disabled Peripheral): Updated table. ....	<a href="#">92</a>
• <b>Table 5-11</b> (Internal Clock Frequencies): Updated table. ....	<a href="#">103</a>
• <b>Table 5-16</b> (INTOSC Characteristics): Updated table. ....	<a href="#">106</a>
• <b>Table 5-18</b> (Flash Parameters): Added table. ....	<a href="#">107</a>
• <b>Section 5.9.1</b> (Analog Subsystem): Changed "The buffered DACs are referenced to VREFHx and VREFLOx" to "The buffered DACs are referenced to VREFHx and VSSA". ....	<a href="#">128</a>
• <b>Section 5.9.4</b> (Buffered Digital-to-Analog Converter (DAC)): Updated "The buffered DAC module consists of ..." paragraph by changing "Software writes to the DAC value register can take effect immediately or can be synchronized with EPWMSYNCO events" to "Software writes to the DAC value register can take effect immediately or can be synchronized with EPWMSYNCPER events". ....	<a href="#">154</a>
• <b>Table 5-53</b> (Buffered DAC Electrical Characteristics): Added "Settling to within 3LSBs" footnote. ....	<a href="#">155</a>
• <b>Section 5.10.1</b> (Enhanced Capture and High-Resolution Capture (eCAP, HRCAP)): Changed eCAP from Type 1 to Type 2. ....	<a href="#">159</a>
• <b>Section 5.10.1:</b> Changed "The clock enable bits (ECAP1–ECAP6) in the PCLKCR3 register turn off the eCAP module individually ..." to "The clock enable bits (ECAPx) in the PCLKCR3 register turn off the eCAP module individually ...". ....	<a href="#">159</a>
• <b>Table 5-57</b> (ePWM Timing Requirements): Updated table. ....	<a href="#">168</a>
• <b>Table 5-62</b> (eQEP Timing Requirements): Updated table. Added footnote about GPIO GPxQSELn Asynchronous mode. ....	<a href="#">172</a>
• <b>Section 5.10.5.1</b> (SDFM Electrical Data and Timing (Using ASYNC)): Updated section and WARNING. ....	<a href="#">175</a>
• <b>Section 5.11.2.2.1</b> (FSIRX Electrical Data and Timing): Removed FSIRX Switching Characteristics table. ....	<a href="#">183</a>
• <b>Table 5-67</b> (FSIRX Electrical Characteristics): Added table. ....	<a href="#">183</a>
• <b>Section 5.11.3.1</b> (I2C Electrical Data and Timing): Updated NOTE about I2C module clock. ....	<a href="#">187</a>
• <b>Table 5-69</b> (I2C Timing Requirements): Updated table. ....	<a href="#">187</a>
• <b>Table 5-70</b> (I2C Switching Characteristics): Updated table. ....	<a href="#">187</a>
• <b>Figure 5-66</b> (I2C Timing Diagram): Added figure. ....	<a href="#">188</a>
• <b>Figure 5-75</b> (SCI Block Diagram): Updated figure. ....	<a href="#">203</a>
• <b>Figure 5-78</b> (SPI Master Mode External Timing (Clock Phase = 1)): Updated Parameter 24. ....	<a href="#">209</a>
• <b>Table 5-83</b> (SPI Slave Mode Timing Requirements): Updated Parameter 25, $t_{su(STE)S}$ . ....	<a href="#">210</a>
• <b>Section 5.11.8</b> (EtherCAT Slave Controller (ESC)): Updated section. ....	<a href="#">212</a>
• <b>Section 5.11.8.1</b> (ESC Features): Updated section. ....	<a href="#">212</a>
• <b>Section 5.11.8.2</b> (ESC Subsystem Integrated Features): Updated section. ....	<a href="#">212</a>
• <b>Table 5-86</b> (EtherCAT Switching Characteristics): Updated table. ....	<a href="#">214</a>
• <b>Table 5-93</b> (CM-I2C Timing Requirements): Updated table. ....	<a href="#">228</a>

---

• <a href="#">Table 5-94</a> (CM-I2C Switching Characteristics): Updated table. ....	<a href="#">228</a>
• <a href="#">Figure 6-1</a> (Functional Block Diagram): Replaced Bridge with Peripheral Frame name. ....	<a href="#">239</a>
• <a href="#">Table 6-1</a> (C28x Memory Map): Changed CLA ACCESS value of GS2 RAM from "Yes" to "CLA DATA ROM". ...	<a href="#">240</a>
• <a href="#">Table 6-8</a> (Device Identification Registers): Updated device numbers for PARTIDH. ....	<a href="#">248</a>
• <a href="#">Table 6-8</a> : Changed SIZE (x16) of CPU ID from 2 to 1. ....	<a href="#">248</a>
• <a href="#">Table 6-8</a> : Added CPU ID ADDRESS and SIZE for CM.. ....	<a href="#">248</a>
• <a href="#">Table 6-9</a> (C28x Bus Master Peripheral Access): Changed "Peripherals that can be assigned to CPU1 or CPU2 and have common selectable Secondary Masters" to "Peripherals that can be assigned to CPU1 or CPU2 and have Secondary Masters". ....	<a href="#">249</a>
• <a href="#">Section 6.8.2</a> (Embedded Real-Time Analysis and Diagnostic (ERAD)): Updated section. ....	<a href="#">260</a>
• <a href="#">Figure 6-2</a> (ERAD Overview): Added figure. ....	<a href="#">260</a>
• <a href="#">Figure 8-2</a> (Package Symbolization): Updated device number. ....	<a href="#">286</a>
• <a href="#">Table 8-1</a> (Revision Identification): Updated COMMENTS for Silicon Revision A. ....	<a href="#">286</a>
• <a href="#">Section 8.3</a> (Tools and Software): Updated section. ....	<a href="#">287</a>

---

**Changes from May 22, 2019 to March 9, 2020 (from SPRSP14 Revision (May 2019) to SPRSP14A Revision) Page**

- **Global:** Added silicon revision A data. .... 1
- **Section 1.2 (Applications):** Updated section. .... 2
- **Table 3-1 (Device Comparison):** Added number of CLB tiles. .... 10
- **Table 3-1:** Removed InstaSPIN-FOC™ software library. .... 10
- **Table 4-1 (Pin Attributes):** Updated description of ERRORSTS. .... 18
- **Table 4-5 (Test, JTAG, and Reset):** Updated description of ERRORSTS. .... 50
- **Figure 4-6 (Input X-BAR):** Changed "ePWM and eCAP Sync Chain" to "ePWM and eCAP Sync Scheme". .... 79
- **Section 5 (Specifications):** Updated section. .... 86
- **Section 5.1 (Absolute Maximum Ratings):** Updated table. Added footnote about continuous clamp current. .... 86
- **Section 5.6 (Electrical Characteristics):** Updated table. .... 86
- **Section 5.2 (ESD Ratings – Commercial):** Added ANSI/ESDA/JEDEC JS-002 to Charged-device model (CDM). .... 87
- **Figure 5-4 (Reset Circuit):** Updated figure. .... 96
- **Section 5.8.3.2.1 (Input Clock Frequency and Timing Requirements, PLL Lock Times):** Removed "X1 Input Level Characteristics When Using an External Clock Source (Not a Crystal)" table. .... 102
- **Table 5-11 (Internal Clock Frequencies):** Updated table and added footnotes. .... 103
- **Section 5.8.5 (Emulation/JTAG):** Replaced "emulator" with "JTAG debug probe". .... 108
- **Table 5-31 (EMIF Asynchronous Memory Switching Characteristics):** Updated MIN and MAX values for Parameter 3 [t<sub>c(EMRCYCLE)</sub>] and Parameter 15 [t<sub>c(EMWCYCLE)</sub>]. .... 121
- **Section 5.9.2.2 (ADC Electrical Data and Timing):** Added NOTE about keeping VREFHI pin below VDDA for the ADC and DAC to meet specified performance parameters. .... 135
- **Table 5-47 (ADC Timings in 12-Bit Mode (SYSCLK Cycles)):** Added footnote. .... 144
- **Table 5-48 (ADC Timings in 16-Bit Mode):** Added footnote. .... 146
- **Section 5.9.3.1 (CMPSS Electrical Data and Timing):** Added NOTE about VDAC pin. .... 150
- **Table 5-50 (Comparator Electrical Characteristics):** Added TEST CONDITIONS for "Input referred offset error". .... 150
- **Section 5.9.4.1 (Buffered DAC Electrical Data and Timing):** Updated NOTE about VDAC pin. Added NOTE about keeping VREFHI pin below VDDA for the ADC and DAC to meet specified performance parameters. .... 155
- **Table 5-54 (eCAP Timing Requirements):** Changed t<sub>c(SCO)</sub> to t<sub>c(SYSCLK)</sub>. .... 162
- **Figure 5-51 (Synchronization Chain Architecture):** Updated figure. .... 167
- **Section 5.10.5 (Sigma-Delta Filter Module (SDFM)):** Updated SDFM features list. .... 173
- **Section 5.10.5.1 (SDFM Electrical Data and Timing (Using ASYNC)):** Removed "SDFM Timing Diagram – Mode 1", "SDFM Timing Diagram – Mode 2", and "SDFM Timing Diagram – Mode 3". .... 175
- **Section 5.10.5.1:** Added NOTE about SDFM SD-Cx and SD-Dx signals being synchronized to PLLRAWCLK. .... 175
- **Table 5-64 (SDFM Timing Requirements When Using Asynchronous GPIO (ASYNC) Option):** Updated table. .... 175
- **Section 5.11.2 (Fast Serial Interface (FSI)):** Added paragraph about configuring the integrated skew compensation block. .... 178
- **Figure 5-59 (FSITX Block Diagram):** Updated figure. .... 180
- **(FSIRX Switching Characteristics):** Added table. .... 183
- **Section 5.11.2.3.1 (FSITX SPI Signaling Mode Electrical Data and Timing):** Changed "SPI Mode" to "SPI Signaling Mode". .... 184
- **Table 5-74 (McBSP as SPI Master Switching Characteristics):** Updated M34, M36, M43, M45, and M47. .... 194
- **Table 5-76 (McBSP as SPI Slave Switching Characteristics):** Added M26, M36, and M45. .... 194
- **Figure 5-70 (McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 0):** Updated M28. Added M26. .... 197
- **Figure 5-71 (McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 0):** Added M36. .... 197
- **Figure 5-72 (McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 1):** Updated M47. Added M45. .... 198
- **Table 5-80 (SPI Master Mode Timing Requirements):** Updated table. .... 206
- **Table 5-81 (SPI Master Mode Switching Characteristics (Clock Phase = 0)):** Updated table. .... 206
- **Table 5-82 (SPI Master Mode Switching Characteristics (Clock Phase = 1)):** Updated table. .... 206
- **Table 5-83 (SPI Slave Mode Timing Requirements):** Updated table. .... 210
- **Table 5-84 (SPI Slave Mode Switching Characteristics):** Updated table. .... 210
- **Section 5.12.3 (Inter-Integrated Circuit (CM-I2C)):** Updated list of CM-I2C features by adding "Fast-mode plus (1Mbps)" and removing "High-speed mode (3.33 Mbps)" from transmission speeds feature. .... 226
- **Table 5-93 (CM-I2C Timing Requirements):** Updated table. .... 228
- **Table 5-94 (CM-I2C Switching Characteristics):** Updated table. .... 228
- **Figure 5-97 (CM-I2C Timing Diagram):** Added figure. .... 230
- **Table 6-8 (Device Identification Registers):** Added REVID for silicon revision A. .... 248
- **Section 6.8.1.3 (Fast Integer Division Unit):** Changed "Fast Integer Division Accelerator" to "Fast Integer Division Unit". .... 259



---

• <a href="#">Section 6.8.1.3</a> : Added reference to <i>Fast Integer Division – A Differentiated Offering From C2000™ Product Family Application Report</i> . . . . .	<a href="#">259</a>
• <a href="#">Section 6.8.1.4</a> (VCRC Unit): Updated list of CRC polynomials. . . . .	<a href="#">259</a>
• <a href="#">Section 6.8.11</a> (Configurable Logic Block (CLB)): Updated section. . . . .	<a href="#">272</a>
• <a href="#">Figure 6-9</a> (CLB Overview): Updated figure. . . . .	<a href="#">273</a>
• <a href="#">Section 8</a> (Device and Documentation Support): Changed "Community Resources" section to "Support Resources" section. Updated section. . . . .	<a href="#">285</a>
• <a href="#">Section 8.1</a> (Device and Development Support Tool Nomenclature): Updated section. . . . .	<a href="#">285</a>
• <a href="#">Figure 8-1</a> (Device Nomenclature): Updated figure. Added footnote. . . . .	<a href="#">286</a>
• <a href="#">Table 8-1</a> (Revision Identification): Added REVID of silicon revision A. . . . .	<a href="#">286</a>
• <a href="#">Section 8.3</a> (Tools and Software): Updated section. . . . .	<a href="#">287</a>
• <a href="#">Section 8.4</a> (Documentation Support): Added <i>Fast Integer Division – A Differentiated Offering From C2000™ Product Family Application Report</i> . . . . .	<a href="#">288</a>

---

### 3 Device Comparison

Table 3-1 lists the features of each 2838x device.

**Table 3-1. Device Comparison**

FEATURE <sup>(1)</sup>		28388D	28386D	28384D	28388S	28386S	28384S
<b>C28x Subsystem</b>							
C28x	Number	2			1		
	Frequency (MHz)	200					
	32-bit and 64-bit Floating-Point Unit (FPU)	Yes					
	VCRC	Yes					
	TMU – Type 0	Yes					
CLA – Type 2	Number	2 (1 per CPU)			1		
	Frequency (MHz)	200					
C28x Flash		1MB (512KW) [512KB (256KW) per CPU]			512KB (256KW)		
C28x RAM	Dedicated RAM	24KB (12KW) [12KB (6KW) per CPU]			12KB (6KW)		
	Local Shared RAM	64KB (32KW) [32KB (16KW) per CPU]			32KB (16KW)		
	Global Shared RAM	128KB (64KW) (Shared between CPUs)			128KB (64KW)		
	<b>Total RAM</b>	<b>216KB (108KW)</b>			<b>172KB (86KW)</b>		
Background Cyclic Redundancy Check (BGCRC) module		1					
Configurable Logic Block (CLB)		8 tiles		No	8 tiles		No
32-bit CPU timers		6 (3 per CPU)			3		
6-Channel DMA – Type 0		2 (1 per CPU)			1		
Dual-zone Code Security Module (DCSM) for on-chip flash and RAM		Yes					
Embedded Real-time Analysis and Diagnostic (ERAD)		Yes					
EMIF	EMIF1 (16-bit or 32-bit)	1					
	EMIF2 (16-bit)	1					
External interrupts		5					
GPIO	I/O pins (shared among CPU1, CPU2, and CM)	169					
	Input XBAR	Yes					
	Output XBAR	Yes					
Message RAM	C28x CPU1, C28x CPU2, and Cortex-M4	24KB (4KB each direction between each of the three pairs)			8KB (4KB each direction between CPU1 and Cortex-M4)		
	C28x CPUs and CLAs	1KB (256 bytes each direction between each CPU and CLA pair)			512 bytes (256 bytes each direction between CPU and CLA)		
	DMA and CLAs	1KB (256 bytes each direction between each DMA and CLA pair)			512 bytes (256 bytes each direction between DMA and CLA)		
Nonmaskable Interrupt Watchdog (NMIWD) timers		2 (1 per CPU)			1		
Watchdog (WD) timers		2 (1 per CPU)			1		

(1) A type change represents a major functional feature difference in a peripheral module. Within a peripheral type, there may be minor differences between devices that do not affect the basic functionality of the module. For more information, see the [C2000 Real-Time Control Peripherals Reference Guide](#).

**Table 3-1. Device Comparison (continued)**

FEATURE <sup>(1)</sup>		28388D	28386D	28384D	28388S	28386S	28384S
<b>Connectivity Manager (CM) Subsystem</b>							
Arm Cortex-M4		125 MHz					
M4 Flash		512KB					
M4 RAM		96KB					
Advanced Encryption Standard (AES) Accelerator		1					
CPU timers		3					
Generic Cyclic Redundancy Check (GCRC) module		1					
Memory Protection Unit (MPU) for Cortex-M4, $\mu$ DMA, and Ethernet DMA		3					
CM Nonmaskable Interrupt (CMNMI) Module		1					
Trace Port Interface Unit (TPIU)		1					
$\mu$ DMA		1					
Watchdog (WD) timer		1					
<b>C28x Analog Peripherals</b>							
Analog-to-Digital Converter (ADC) (configurable to 12-bit or 16-bit)		4					
ADC 16-bit mode	MSPS	1.1					
	Conversion Time (ns) <sup>(2)</sup>	915					
	Input channels (single-ended mode)	24					
	Input channels (differential mode)	12					
ADC 12-bit mode	MSPS	3.5					
	Conversion Time (ns) <sup>(2)</sup>	280					
	Input channels (single-ended)	24					
Temperature sensor		1					
Comparator subsystem (CMPSS) (each CMPSS has two comparators and two internal DACs)		8					
Buffered Digital-to-Analog Converter (DAC)		3					
<b>C28x Control Peripherals</b>							
eCAP/HRCAP – Type 2	Total inputs	7					
	Channels with high-resolution capability	2 (eCAP6 and eCAP7)					
ePWM/HRPWM – Type 4	Total channels	32					
	Channels with high-resolution capability	16 (ePWM1–ePWM8)					
ePWM XBAR		Yes					
eQEP modules – Type 2		3					
SDFM channels – Type 2		8					
<b>C28x Communications Peripherals</b>							
Fast Serial Interface (FSI) RX - Type 1		8					
Fast Serial Interface (FSI) TX - Type 1		2					
Inter-Integrated Circuit (I2C) – Type 0		2					
Multichannel Buffered Serial Port (McBSP) – Type 1		2					
Power Management Bus (PMBus) – Type 0		1					
Serial Communications Interface (SCI) – Type 0		4					
Serial Peripheral Interface (SPI) – Type 2		4					

(2) Time between start of sample-and-hold window to start of sample-and-hold window of the next conversion.

**Table 3-1. Device Comparison (continued)**

FEATURE <sup>(1)</sup>		28388D	28386D	28384D	28388S	28386S	28384S
<b>Connectivity Manager (CM) Communications Peripherals</b>							
Controller Area Network (CAN) 2.0B – Type 0 <sup>(3)</sup>		2 (can be assigned to CPU1, CPU2, or CM)			2 (can be assigned to CPU1 or CM)		
CAN with Flexible Data-Rate (CAN-FD)		1					
Ethernet for Control Automation Technology (EtherCAT)		1 (can be assigned to CPU1 or CM)	–		1 (can be assigned to CPU1 or CM)	–	
Ethernet Media Access Controller (EMAC)		1					
CM Inter-Integrated Circuit (CM-I2C)		1					
Synchronous Serial Interface (SSI)		1					
CM Universal Asynchronous Receiver-Transmitter (CM-UART)		1					
Universal Serial Bus (USB) – Type 0		1 (shared between CPU1 and CM)					
<b>Temperature and Qualification</b>							
Temperature Options	S: –40°C to 125°C Junction Temperature (T <sub>J</sub> )	337-ball ZWT					
	Q: –40°C to 125°C <sup>(4)</sup> Ambient Temperature (T <sub>A</sub> )	–	337-ball ZWT	337-ball ZWT	–	–	–

(3) The CAN module uses the IP known as *DCAN*. This document uses the names *CAN* and *DCAN* interchangeably to reference this peripheral.

(4) The letter Q refers to AEC Q100 qualification for automotive applications.

### 3.1 Related Products

#### [TMS320F2837xD Microcontrollers](#)

The F2837xD series sets a new standard for performance with dual subsystems. Each subsystem consists of a C28x CPU and a parallel control law accelerator (CLA), each running at 200 MHz. Enhancing performance are TMU and VCU [accelerators](#). New capabilities include multiple 16-bit/12-bit mode ADCs, DAC, Sigma-Delta filters, USB, configurable logic block (CLB), on-chip oscillators, and enhanced versions of all peripherals. The F2837xD is available with up to 1MB of Flash. It is available in a 176-pin QFP or 337-pin BGA package.


#### [TMS320F2837xS Microcontrollers](#)

The F2837xS series is a pin-to-pin compatible version of F2837xD but with only one C28x-CPU-and-CLA subsystem enabled. It is also available in a 100-pin QFP to enable compatibility with the [TMS320F2807x](#) series.

## 4 Terminal Configuration and Functions

### 4.1 Pin Diagrams


Figure 4-1 shows the terminal assignments on the 337-ball ZWT New Fine Pitch Ball Grid Array (nFBGA). Figure 4-2 to Figure 4-5 show the terminal assignments on the 337-ball ZWT nFBGA in quadrants.



Not to scale

A. Only the GPIO function is shown on GPIO terminals. See Table 4-1 for the complete, muxed signal name.

**Figure 4-1. 337-Ball ZWT New Fine Pitch Ball Grid Array (Bottom View)**




Not to scale

1	2
3	4

- A. Only the GPIO function is shown on GPIO terminals. See [Table 4-1](#) for the complete, muxed signal name.

**Figure 4-2. 337-Ball ZWT New Fine Pitch Ball Grid Array (Bottom View) – [Quadrant 1]**




Not to scale

1	2
3	4

A. Only the GPIO function is shown on GPIO terminals. See [Table 4-1](#) for the complete, muxed signal name.

**Figure 4-3. 337-Ball ZWT New Fine Pitch Ball Grid Array (Bottom View) – [Quadrant 2]**




Not to scale

1	2
3	4

- A. Only the GPIO function is shown on GPIO terminals. See [Table 4-1](#) for the complete, muxed signal name.

**Figure 4-4. 337-Ball ZWT New Fine Pitch Ball Grid Array (Bottom View) – [Quadrant 3]**





Not to scale

1	2
3	4

- A. Only the GPIO function is shown on GPIO terminals. See [Table 4-1](#) for the complete, muxed signal name.

**Figure 4-5. 337-Ball ZWT New Fine Pitch Ball Grid Array (Bottom View) – [Quadrant 4]**

## 4.2 Pin Attributes

Table 4-1. Pin Attributes

SIGNAL NAME	MUX POSITION	337	PIN TYPE	DESCRIPTION
<b>ANALOG</b>				
ADCIN14		T4	I	Input 14 to all ADCs. This pin can be used as a general purpose ADCIN pin or it can be used to calibrate all ADCs together (either single-ended or differential) from an external reference
CMPIN4P			I	Comparator 4 positive input
ADCIN15		U4	I	Input 15 to all ADCs. This pin can be used as a general purpose ADCIN pin or it can be used to calibrate all ADCs together (either single-ended or differential) from an external reference
CMPIN4N			I	Comparator 4 negative input
ADCINA0		U1	I	ADC-A Input 0. There is a 50-kΩ internal pulldown on this pin in both an ADC input or DAC output mode which cannot be disabled.
DACOUTA			O	Buffered DAC-A Output.
ADCINA1		T1	I	ADC-A Input 1. There is a 50-kΩ internal pulldown on this pin in both an ADC input or DAC output mode which cannot be disabled.
DACOUTB			O	Buffered DAC-B Output.
ADCINA2		U2	I	ADC-A Input 2
CMPIN1P			I	Comparator 1 positive input
ADCINA3		T2	I	ADC-A Input 3
CMPIN1N			I	Comparator 1 negative input
ADCINA4		U3	I	ADC-A Input 4
CMPIN2P			I	Comparator 2 positive input
ADCINA5		T3	I	ADC-A Input 5
CMPIN2N			I	Comparator 2 negative input
ADCINB0		V2	I	ADC-B Input 0. There is a 100-pF capacitor to VSSA on this pin whether used for ADC input or DAC reference which cannot be disabled. If this pin is being used as a reference for the on-chip DACs, place at least a 1-μF capacitor on this pin.
VDAC			I	Optional external reference voltage for on-chip DACs.
ADCINB1		W2	I	ADC-B Input 1. There is a 50-kΩ internal pulldown on this pin in both an ADC input or DAC output mode which cannot be disabled.
DACOUTC			O	Buffered DAC-C Output.
ADCINB2		V3	I	ADC-B Input 2
CMPIN3P			I	Comparator 3 positive input
ADCINB3		W3	I	ADC-B Input 3
CMPIN3N			I	Comparator 3 negative input
ADCINB4		V4	I	ADC-B Input 4
ADCINB5		W4	I	ADC-B Input 5
ADCINC2		R3	I	ADC-C Input 2
CMPIN6P			I	Comparator 6 positive input
ADCINC3		P3	I	ADC-C Input 3
CMPIN6N			I	Comparator 6 negative input
ADCINC4		R4	I	ADC-C Input 4
CMPIN5P			I	Comparator 5 positive input

**Table 4-1. Pin Attributes (continued)**

SIGNAL NAME	MUX POSITION	337	PIN TYPE	DESCRIPTION
ADCINC5 CMPIN5N		P4	I I	ADC-C Input 5 Comparator 5 negative input
ADCIND0 CMPIN7P		T5	I I	ADC-D Input 0 Comparator 7 positive input
ADCIND1 CMPIN7N		U5	I I	ADC-D Input 1 Comparator 7 negative input
ADCIND2 CMPIN8P		T6	I I	ADC-D Input 2 Comparator 8 positive input
ADCIND3 CMPIN8N		U6	I I	ADC-D Input 3 Comparator 8 negative input
ADCIND4		T7	I	ADC-D Input 4
ADCIND5		U7	I	ADC-D Input 5
VREFHIA		V1	I	ADC-A high reference. This voltage must be driven into the pin from external circuitry. Place at least a 2.2- $\mu$ F capacitor on this pin for the 12-bit mode, or at least a 22- $\mu$ F capacitor for the 16-bit mode. This capacitor should be placed as close to the device as possible between the VREFHIA and VREFLOA pins. NOTE: Do not load this pin externally
VREFHIB		W5	I	ADC-B high reference. This voltage must be driven into the pin from external circuitry. Place at least a 2.2- $\mu$ F capacitor on this pin for the 12-bit mode, or at least a 22- $\mu$ F capacitor for the 16-bit mode. This capacitor should be placed as close to the device as possible between the VREFHIB and VREFLOB pins. NOTE: Do not load this pin externally
VREFHIC		R1	I	ADC-C high reference. This voltage must be driven into the pin from external circuitry. Place at least a 2.2- $\mu$ F capacitor on this pin for the 12-bit mode, or at least a 22- $\mu$ F capacitor for the 16-bit mode. This capacitor should be placed as close to the device as possible between the VREFHIC and VREFLOC pins. NOTE: Do not load this pin externally
VREFHID		V5	I	ADC-D high reference. This voltage must be driven into the pin from external circuitry. Place at least a 2.2- $\mu$ F capacitor on this pin for the 12-bit mode, or at least a 22- $\mu$ F capacitor for the 16-bit mode. This capacitor should be placed as close to the device as possible between the VREFHID and VREFLOD pins. NOTE: Do not load this pin externally
VREFLOA		R2	I	ADC-A Low Reference
VREFLOB		V6	I	ADC-B Low Reference
VREFLOC		P2	I	ADC-C Low Reference
VREFLOD		W6	I	ADC-D Low Reference
<b>GPIO</b>				
GPIO0	0, 4, 8, 12		I/O	General-Purpose Input Output 0
EPWM1A	1		O	ePWM-1 Output A (High-res available on ePWM1-8)
I2CA_SDA	6	C8	I/OD	I2C-A Open-Drain Bidirectional Data
CM-I2CA_SDA	9		I/OD	CM-I2C-A Open-Drain Bidirectional Data
ESC_GPIO	10		I	EtherCAT General-Purpose Input 0
FSITXA_D0	13		O	FSITX-A Primary Data Output

**Table 4-1. Pin Attributes (continued)**

SIGNAL NAME	MUX POSITION	337	PIN TYPE	DESCRIPTION
GPIO1	0, 4, 8, 12	D8	I/O	General-Purpose Input Output 1
EPWM1B	1		O	ePWM-1 Output B (High-res available on ePWM1-8)
MFSRB	3		I	McBSP-B Receive Frame Sync
I2CA_SCL	6		I/OD	I2C-A Open-Drain Bidirectional Clock
CM-I2CA_SCL	9		I/OD	CM-I2C-A Open-Drain Bidirectional Clock
ESC_GPI1	10		I	EtherCAT General-Purpose Input 1
FSITXA_D1	13		O	FSITX-A Optional Additional Data Output
GPIO2	0, 4, 8, 12	A7	I/O	General-Purpose Input Output 2
EPWM2A	1		O	ePWM-2 Output A (High-res available on ePWM1-8)
OUTPUTXBAR1	5		O	Output X-BAR Output 1
I2CB_SDA	6		I/OD	I2C-B Open-Drain Bidirectional Data
ESC_GPI2	10		I	EtherCAT General-Purpose Input 2
FSITXA_CLK	13		O	FSITX-A Output Clock
GPIO3	0, 4, 8, 12	B7	I/O	General-Purpose Input Output 3
EPWM2B	1		O	ePWM-2 Output B (High-res available on ePWM1-8)
OUTPUTXBAR2	2, 5		O	Output X-BAR Output 2
MCLKRB	3		I	McBSP-B Receive Clock
I2CB_SCL	6		I/OD	I2C-B Open-Drain Bidirectional Clock
ESC_GPI3	10		I	EtherCAT General-Purpose Input 3
FSIRXA_D0	13		I	FSIRX-A Primary Data Input
GPIO4	0, 4, 8, 12	C7	I/O	General-Purpose Input Output 4
EPWM3A	1		O	ePWM-3 Output A (High-res available on ePWM1-8)
OUTPUTXBAR3	5		O	Output X-BAR Output 3
CANA_TX	6		O	CAN-A Transmit
MCAN_TX	9		O	CAN/CAN-FD Transmit
ESC_GPI4	10		I	EtherCAT General-Purpose Input 4
FSIRXA_D1	13		I	FSIRX-A Optional Additional Data Input
GPIO5	0, 4, 8, 12	D7	I/O	General-Purpose Input Output 5
EPWM3B	1		O	ePWM-3 Output B (High-res available on ePWM1-8)
MFSRA	2		I	McBSP-A Receive Frame Sync
OUTPUTXBAR3	3		O	Output X-BAR Output 3
CANA_RX	6		I	CAN-A Receive
MCAN_RX	9		I	CAN/CAN-FD Receive
ESC_GPI5	10		I	EtherCAT General-Purpose Input 5
FSIRXA_CLK	13		I	FSIRX-A Input Clock
GPIO6	0, 4, 8, 12	A6	I/O	General-Purpose Input Output 6
EPWM4A	1		O	ePWM-4 Output A (High-res available on ePWM1-8)
OUTPUTXBAR4	2		O	Output X-BAR Output 4
EXTSYNCOUT	3		O	External ePWM Synchronization Pulse
EQEP3_A	5		I	eQEP-3 Input A
CANB_TX	6		O	CAN-B Transmit
ESC_GPI6	10		I	EtherCAT General-Purpose Input 6
FSITXB_D0	13		O	FSITX-B Primary Data Output

**Table 4-1. Pin Attributes (continued)**

SIGNAL NAME	MUX POSITION	337	PIN TYPE	DESCRIPTION
GPIO7	0, 4, 8, 12	B6	I/O	General-Purpose Input Output 7
EPWM4B	1		O	ePWM-4 Output B (High-res available on ePWM1-8)
MCLKRA	2		I	McBSP-A Receive Clock
OUTPUTXBAR5	3		O	Output X-BAR Output 5
EQEP3_B	5		I	eQEP-3 Input B
CANB_RX	6		I	CAN-B Receive
ESC_GPI7	10		I	EtherCAT General-Purpose Input 7
FSITXB_D1	13		O	FSITX-B Optional Additional Data Output
GPIO8	0, 4, 8, 12	G2	I/O	General-Purpose Input Output 8
EPWM5A	1		O	ePWM-5 Output A (High-res available on ePWM1-8)
CANB_TX	2		O	CAN-B Transmit
ADCSOCAO	3		O	ADC Start of Conversion A Output for External ADC (from ePWM modules)
EQEP3_STROBE	5		I/O	eQEP-3 Strobe
SCIA_TX	6		O	SCI-A Transmit Data
MCAN_TX	9		O	CAN/CAN-FD Transmit
ESC_GPO0	10		O	EtherCAT General-Purpose Output 0
FSITXB_CLK	13		O	FSITX-B Output Clock
FSITXA_D1	14		O	FSITX-A Optional Additional Data Output
FSIRXA_D0	15	I	FSIRX-A Primary Data Input	
GPIO9	0, 4, 8, 12	G3	I/O	General-Purpose Input Output 9
EPWM5B	1		O	ePWM-5 Output B (High-res available on ePWM1-8)
SCIB_TX	2		O	SCI-B Transmit Data
OUTPUTXBAR6	3		O	Output X-BAR Output 6
EQEP3_INDEX	5		I/O	eQEP-3 Index
SCIA_RX	6		I	SCI-A Receive Data
ESC_GPO1	10		O	EtherCAT General-Purpose Output 1
FSIRXB_D0	13		I	FSIRX-B Primary Data Input
FSITXA_D0	14		O	FSITX-A Primary Data Output
FSIRXA_CLK	15	I	FSIRX-A Input Clock	
GPIO10	0, 4, 8, 12	B2	I/O	General-Purpose Input Output 10
EPWM6A	1		O	ePWM-6 Output A (High-res available on ePWM1-8)
CANB_RX	2		I	CAN-B Receive
ADCSOCBO	3		O	ADC Start of Conversion B Output for External ADC (from ePWM modules)
EQEP1_A	5		I	eQEP-1 Input A
SCIB_TX	6		O	SCI-B Transmit Data
MCAN_RX	9		I	CAN/CAN-FD Receive
ESC_GPO2	10		O	EtherCAT General-Purpose Output 2
FSIRXB_D1	13		I	FSIRX-B Optional Additional Data Input
FSITXA_CLK	14		O	FSITX-A Output Clock
FSIRXA_D1	15	I	FSIRX-A Optional Additional Data Input	

**Table 4-1. Pin Attributes (continued)**

SIGNAL NAME	MUX POSITION	337	PIN TYPE	DESCRIPTION
GPIO11	0, 4, 8, 12	C1	I/O	General-Purpose Input Output 11
EPWM6B	1		O	ePWM-6 Output B (High-res available on ePWM1-8)
SCIB_RX	2, 6		I	SCI-B Receive Data
OUTPUTXBAR7	3		O	Output X-BAR Output 7
EQEP1_B	5		I	eQEP-1 Input B
ESC_GPO3	10		O	EtherCAT General-Purpose Output 3
FSIRXB_CLK	13		I	FSIRX-B Input Clock
FSIRXA_D1	14		I	FSIRX-A Optional Additional Data Input
GPIO12	0, 4, 8, 12	C2	I/O	General-Purpose Input Output 12
EPWM7A	1		O	ePWM-7 Output A (High-res available on ePWM1-8)
CANB_TX	2		O	CAN-B Transmit
MDXB	3		O	McBSP-B Transmit Serial Data
EQEP1_STROBE	5		I/O	eQEP-1 Strobe
SCIC_TX	6		O	SCI-C Transmit Data
ESC_GPO4	10		O	EtherCAT General-Purpose Output 4
FSIRXC_D0	13		I	FSIRX-C Primary Data Input
FSIRXA_D0	14	I	FSIRX-A Primary Data Input	
GPIO13	0, 4, 8, 12	D1	I/O	General-Purpose Input Output 13
EPWM7B	1		O	ePWM-7 Output B (High-res available on ePWM1-8)
CANB_RX	2		I	CAN-B Receive
MDRB	3		I	McBSP-B Receive Serial Data
EQEP1_INDEX	5		I/O	eQEP-1 Index
SCIC_RX	6		I	SCI-C Receive Data
ESC_GPO5	10		O	EtherCAT General-Purpose Output 5
FSIRXC_D1	13		I	FSIRX-C Optional Additional Data Input
FSIRXA_CLK	14	I	FSIRX-A Input Clock	
GPIO14	0, 4, 8, 12	D2	I/O	General-Purpose Input Output 14
EPWM8A	1		O	ePWM-8 Output A (High-res available on ePWM1-8)
SCIB_TX	2		O	SCI-B Transmit Data
MCLKXB	3		O	McBSP-B Transmit Clock
OUTPUTXBAR3	6		O	Output X-BAR Output 3
ESC_GPO6	10		O	EtherCAT General-Purpose Output 6
FSIRXC_CLK	13		I	FSIRX-C Input Clock
GPIO15	0, 4, 8, 12	D3	I/O	General-Purpose Input Output 15
EPWM8B	1		O	ePWM-8 Output B (High-res available on ePWM1-8)
SCIB_RX	2		I	SCI-B Receive Data
MFSXB	3		O	McBSP-B Transmit Frame Sync
OUTPUTXBAR4	6		O	Output X-BAR Output 4
ESC_GPO7	10		O	EtherCAT General-Purpose Output 7
FSIRXD_D0	13		I	FSIRX-D Primary Data Input

**Table 4-1. Pin Attributes (continued)**

SIGNAL NAME	MUX POSITION	337	PIN TYPE	DESCRIPTION
GPIO16	0, 4, 8, 12	E1	I/O	General-Purpose Input Output 16
SPIA_SIMO	1		I/O	SPI-A Slave In, Master Out (SIMO)
CANB_TX	2		O	CAN-B Transmit
OUTPUTXBAR7	3		O	Output X-BAR Output 7
EPWM9A	5		O	ePWM-9 Output A (High-res available on ePWM1-8)
SD1_D1	7		I	SDFM-1 Channel 1 Data Input
SSIA_TX	11		I/O	SSI-A Serial Data Transmit
FSIRXD_D1	13		I	FSIRX-D Optional Additional Data Input
GPIO17	0, 4, 8, 12	E2	I/O	General-Purpose Input Output 17
SPIA_SOMI	1		I/O	SPI-A Slave Out, Master In (SOMI)
CANB_RX	2		I	CAN-B Receive
OUTPUTXBAR8	3		O	Output X-BAR Output 8
EPWM9B	5		O	ePWM-9 Output B (High-res available on ePWM1-8)
SD1_C1	7		I	SDFM-1 Channel 1 Clock Input
SSIA_RX	11		I/O	SSI-A Serial Data Receive
FSIRXD_CLK	13		I	FSIRX-D Input Clock
GPIO18	0, 4, 8, 12	E3	I/O	General-Purpose Input Output 18
SPIA_CLK	1		I/O	SPI-A Clock
SCIB_TX	2		O	SCI-B Transmit Data
CANA_RX	3		I	CAN-A Receive
EPWM10A	5		O	ePWM-10 Output A (High-res available on ePWM1-8)
SD1_D2	7		I	SDFM-1 Channel 2 Data Input
MCAN_RX	9		I	CAN/CAN-FD Receive
EMIF1_CS2n	10		O	External memory interface 1 chip select 2
SSIA_CLK	11		I/O	SSI-A Clock
FSIRXE_D0	13	I	FSIRX-E Primary Data Input	
GPIO19	0, 4, 8, 12	E4	I/O	General-Purpose Input Output 19
SPIA_STEn	1		I/O	SPI-A Slave Transmit Enable (STE)
SCIB_RX	2		I	SCI-B Receive Data
CANA_TX	3		O	CAN-A Transmit
EPWM10B	5		O	ePWM-10 Output B (High-res available on ePWM1-8)
SD1_C2	7		I	SDFM-1 Channel 2 Clock Input
MCAN_TX	9		O	CAN/CAN-FD Transmit
EMIF1_CS3n	10		O	External memory interface 1 chip select 3
SSIA_FSS	11		I/O	SSI-A Frame Sync
FSIRXE_D1	13	I	FSIRX-E Optional Additional Data Input	
GPIO20	0, 4, 8, 12	F2	I/O	General-Purpose Input Output 20
EQEP1_A	1		I	eQEP-1 Input A
MDXA	2		O	McBSP-A Transmit Serial Data
CANB_TX	3		O	CAN-B Transmit
EPWM11A	5		O	ePWM-11 Output A (High-res available on ePWM1-8)
SD1_D3	7		I	SDFM-1 Channel 3 Data Input
EMIF1_BA0	10		O	External memory interface 1 bank address 0
TRACE_DATA0	11		O	Trace Data 0
FSIRXE_CLK	13		I	FSIRX-E Input Clock
SPIC_SIMO	14		I/O	SPI-C Slave In, Master Out (SIMO)

**Table 4-1. Pin Attributes (continued)**

SIGNAL NAME	MUX POSITION	337	PIN TYPE	DESCRIPTION
GPIO21	0, 4, 8, 12	F3	I/O	General-Purpose Input Output 21
EQEP1_B	1		I	eQEP-1 Input B
MDRA	2		I	McBSP-A Receive Serial Data
CANB_RX	3		I	CAN-B Receive
EPWM11B	5		O	ePWM-11 Output B (High-res available on ePWM1-8)
SD1_C3	7		I	SDFM-1 Channel 3 Clock Input
EMIF1_BA1	10		O	External memory interface 1 bank address 1
TRACE_DATA1	11		O	Trace Data 1
FSIRXF_D0	13		I	FSIRX-F Primary Data Input
SPIC_SOMI	14		I/O	SPI-C Slave Out, Master In (SOMI)
GPIO22	0, 4, 8, 12	J4	I/O	General-Purpose Input Output 22
EQEP1_STROBE	1		I/O	eQEP-1 Strobe
MCLKXA	2		O	McBSP-A Transmit Clock
SCIB_TX	3		O	SCI-B Transmit Data
EPWM12A	5		O	ePWM-12 Output A (High-res available on ePWM1-8)
SPIB_CLK	6		I/O	SPI-B Clock
SD1_D4	7		I	SDFM-1 Channel 4 Data Input
MCAN_TX	9		O	CAN/CAN-FD Transmit
EMIF1_RAS	10		O	External memory interface 1 row address strobe
TRACE_DATA2	11		O	Trace Data 2
FSIRXF_D1	13		I	FSIRX-F Optional Additional Data Input
SPIC_CLK	14		I/O	SPI-C Clock
GPIO23	0, 4, 8, 12	K4	I/O	General-Purpose Input Output 23
EQEP1_INDEX	1		I/O	eQEP-1 Index
MFSXA	2		O	McBSP-A Transmit Frame Sync
SCIB_RX	3		I	SCI-B Receive Data
EPWM12B	5		O	ePWM-12 Output B (High-res available on ePWM1-8)
SPIB_STEn	6		I/O	SPI-B Slave Transmit Enable (STE)
SD1_C4	7		I	SDFM-1 Channel 4 Clock Input
MCAN_RX	9		I	CAN/CAN-FD Receive
EMIF1_CAS	10		O	External memory interface 1 column address strobe
TRACE_DATA3	11		O	Trace Data 3
FSIRXF_CLK	13		I	FSIRX-F Input Clock
SPIC_STEn	14		I/O	SPI-C Slave Transmit Enable (STE)
GPIO24	0, 4, 8, 12	K3	I/O	General-Purpose Input Output 24
OUTPUTXBAR1	1		O	Output X-BAR Output 1
EQEP2_A	2		I	eQEP-2 Input A
MDXB	3		O	McBSP-B Transmit Serial Data
SPIB_SIMO	6		I/O	SPI-B Slave In, Master Out (SIMO)
SD2_D1	7		I	SDFM-2 Channel 1 Data Input
PMBUSA_SCL	9		I/OD	PMBus-A Open-Drain Bidirectional Clock
EMIF1_DQM0	10		O	External memory interface 1 Input/output mask for byte 0
TRACE_CLK	11		O	Trace Clock
EPWM13A	13		O	ePWM-13 Output A (High-res available on ePWM1-8)
FSIRXG_D0	15		I	FSIRX-G Primary Data Input



**Table 4-1. Pin Attributes (continued)**

SIGNAL NAME	MUX POSITION	337	PIN TYPE	DESCRIPTION
GPIO25	0, 4, 8, 12	K2	I/O	General-Purpose Input Output 25
OUTPUTXBAR2	1		O	Output X-BAR Output 2
EQEP2_B	2		I	eQEP-2 Input B
MDRB	3		I	McBSP-B Receive Serial Data
SPIB_SOMI	6		I/O	SPI-B Slave Out, Master In (SOMI)
SD2_C1	7		I	SDFM-2 Channel 1 Clock Input
PMBUSA_SDA	9		I/OD	PMBus-A Open-Drain Bidirectional Data
EMIF1_DQM1	10		O	External memory interface 1 Input/output mask for byte 1
TRACE_SWO	11		O	Trace Single Wire Out
EPWM13B	13		O	ePWM-13 Output B (High-res available on ePWM1-8)
FSITXA_D1	14		O	FSITX-A Optional Additional Data Output
FSIRXG_D1	15		I	FSIRX-G Optional Additional Data Input
GPIO26	0, 4, 8, 12	K1	I/O	General-Purpose Input Output 26
OUTPUTXBAR3	1, 5		O	Output X-BAR Output 3
EQEP2_INDEX	2		I/O	eQEP-2 Index
MCLKXB	3		O	McBSP-B Transmit Clock
SPIB_CLK	6		I/O	SPI-B Clock
SD2_D2	7		I	SDFM-2 Channel 2 Data Input
PMBUSA_ALERT	9		I/OD	PMBus-A Open-Drain Bidirectional Alert Signal
EMIF1_DQM2	10		O	External memory interface 1 Input/output mask for byte 2
ESC_MDIO_CLK	11		O	EtherCAT MDIO Clock
EPWM14A	13		O	ePWM-14 Output A (High-res available on ePWM1-8)
FSITXA_D0	14		O	FSITX-A Primary Data Output
FSIRXG_CLK	15		I	FSIRX-G Input Clock
GPIO27	0, 4, 8, 12	L1	I/O	General-Purpose Input Output 27
OUTPUTXBAR4	1, 5		O	Output X-BAR Output 4
EQEP2_STROBE	2		I/O	eQEP-2 Strobe
MFSXB	3		O	McBSP-B Transmit Frame Sync
SPIB_STEn	6		I/O	SPI-B Slave Transmit Enable (STE)
SD2_C2	7		I	SDFM-2 Channel 2 Clock Input
PMBUSA_CTL	9		I	PMBus-A Control Signal
EMIF1_DQM3	10		O	External memory interface 1 Input/output mask for byte 3
ESC_MDIO_DATA	11		I/O	EtherCAT MDIO Data
EPWM14B	13		O	ePWM-14 Output B (High-res available on ePWM1-8)
FSITXA_CLK	14		O	FSITX-A Output Clock
FSIRXH_D0	15		I	FSIRX-H Primary Data Input
GPIO28	0, 4, 8, 12	V11	I/O	General-Purpose Input Output 28
SCIA_RX	1		I	SCI-A Receive Data
EMIF1_CS4n	2		O	External memory interface 1 chip select 4
OUTPUTXBAR5	5		O	Output X-BAR Output 5
EQEP3_A	6		I	eQEP-3 Input A
SD2_D3	7		I	SDFM-2 Channel 3 Data Input
EMIF1_CS2n	9		O	External memory interface 1 chip select 2
EPWM15A	13		O	ePWM-15 Output A (High-res available on ePWM1-8)
FSIRXH_D1	15		I	FSIRX-H Optional Additional Data Input

**Table 4-1. Pin Attributes (continued)**

SIGNAL NAME	MUX POSITION	337	PIN TYPE	DESCRIPTION
GPIO29	0, 4, 8, 12	W11	I/O	General-Purpose Input Output 29
SCIA_TX	1		O	SCI-A Transmit Data
EMIF1_SDCKE	2		O	External memory interface 1 SDRAM clock enable
OUTPUTXBAR6	5		O	Output X-BAR Output 6
EQEP3_B	6		I	eQEP-3 Input B
SD2_C3	7		I	SDFM-2 Channel 3 Clock Input
EMIF1_CS3n	9		O	External memory interface 1 chip select 3
ESC_LATCH0	10		I	EtherCAT LatchSignal Input 0
ESC_I2C_SDA	11		I/OC	EtherCAT I2C Data
EPWM15B	13		O	ePWM-15 Output B (High-res available on ePWM1-8)
ESC_SYNC0	14		O	EtherCAT SyncSignal Output 0
FSIRXH_CLK	15		I	FSIRX-H Input Clock
GPIO30	0, 4, 8, 12	T11	I/O	General-Purpose Input Output 30
CANA_RX	1		I	CAN-A Receive
EMIF1_CLK	2		O	External memory interface 1 clock
MCAN_RX	3		I	CAN/CAN-FD Receive
OUTPUTXBAR7	5		O	Output X-BAR Output 7
EQEP3_STROBE	6		I/O	eQEP-3 Strobe
SD2_D4	7		I	SDFM-2 Channel 4 Data Input
EMIF1_CS4n	9		O	External memory interface 1 chip select 4
ESC_LATCH1	10		I	EtherCAT LatchSignal Input 1
ESC_I2C_SCL	11		I/OC	EtherCAT I2C Clock
EPWM16A	13		O	ePWM-16 Output A (High-res available on ePWM1-8)
ESC_SYNC1	14		O	EtherCAT SyncSignal Output 1
SPID_SIMO	15	I/O	SPI-D Slave In, Master Out (SIMO)	
GPIO31	0, 4, 8, 12	U11	I/O	General-Purpose Input Output 31
CANA_TX	1		O	CAN-A Transmit
EMIF1_WEn	2		O	External memory interface 1 write enable
MCAN_TX	3		O	CAN/CAN-FD Transmit
OUTPUTXBAR8	5		O	Output X-BAR Output 8
EQEP3_INDEX	6		I/O	eQEP-3 Index
SD2_C4	7		I	SDFM-2 Channel 4 Clock Input
EMIF1_RNW	9		O	External memory interface 1 read not write
I2CA_SDA	10		I/OD	I2C-A Open-Drain Bidirectional Data
CM-I2CA_SDA	11		I/OD	CM-I2C-A Open-Drain Bidirectional Data
EPWM16B	13		O	ePWM-16 Output B (High-res available on ePWM1-8)
SPID_SOMI	15		I/O	SPI-D Slave Out, Master In (SOMI)
GPIO32	0, 4, 8, 12	U13	I/O	General-Purpose Input Output 32
I2CA_SDA	1		I/OD	I2C-A Open-Drain Bidirectional Data
EMIF1_CS0n	2		O	External memory interface 1 chip select 0
SPIA_SIMO	3		I/O	SPI-A Slave In, Master Out (SIMO)
CLB_OUTPUTXBAR1	7		O	CLB Output X-BAR Output 1
EMIF1_OEn	9		O	External memory interface 1 output enable
I2CA_SCL	10		I/OD	I2C-A Open-Drain Bidirectional Clock
CM-I2CA_SCL	11		I/OD	CM-I2C-A Open-Drain Bidirectional Clock
SPID_CLK	15	I/O	SPI-D Clock	

**Table 4-1. Pin Attributes (continued)**

SIGNAL NAME	MUX POSITION	337	PIN TYPE	DESCRIPTION
GPIO33	0, 4, 8, 12	T13	I/O	General-Purpose Input Output 33
I2CA_SCL	1		I/OD	I2C-A Open-Drain Bidirectional Clock
EMIF1_RNW	2		O	External memory interface 1 read not write
SPIA_SOMI	3		I/O	SPI-A Slave Out, Master In (SOMI)
CLB_OUTPUTXBAR2	7		O	CLB Output X-BAR Output 2
EMIF1_BA0	9		O	External memory interface 1 bank address 0
SPID_STEn	15		I/O	SPI-D Slave Transmit Enable (STE)
GPIO34	0, 4, 8, 12	U14	I/O	General-Purpose Input Output 34
OUTPUTXBAR1	1		O	Output X-BAR Output 1
EMIF1_CS2n	2		O	External memory interface 1 chip select 2
SPIA_CLK	3		I/O	SPI-A Clock
I2CB_SDA	6		I/OD	I2C-B Open-Drain Bidirectional Data
CLB_OUTPUTXBAR3	7		O	CLB Output X-BAR Output 3
EMIF1_BA1	9		O	External memory interface 1 bank address 1
ESC_LATCH0	10		I	EtherCAT LatchSignal Input 0
ENET_MII_CRSS	11		I	EMAC MII carrier sense
SCIA_TX	13		O	SCI-A Transmit Data
ESC_SYNC0	14		O	EtherCAT SyncSignal Output 0
GPIO35	0, 4, 8, 12	T14	I/O	General-Purpose Input Output 35
SCIA_RX	1		I	SCI-A Receive Data
EMIF1_CS3n	2		O	External memory interface 1 chip select 3
SPIA_STEn	3		I/O	SPI-A Slave Transmit Enable (STE)
I2CB_SCL	6		I/OD	I2C-B Open-Drain Bidirectional Clock
CLB_OUTPUTXBAR4	7		O	CLB Output X-BAR Output 4
EMIF1_A0	9		O	External memory interface 1 address line 0
ESC_LATCH1	10		I	EtherCAT LatchSignal Input 1
ENET_MII_COL	11		I	EMAC MII collision detect
ESC_SYNC1	14	O	EtherCAT SyncSignal Output 1	
GPIO36	0, 4, 8, 12	V16	I/O	General-Purpose Input Output 36
SCIA_TX	1		O	SCI-A Transmit Data
EMIF1_WAIT	2		I	External memory interface 1 Asynchronous SRAM WAIT
CANA_RX	6		I	CAN-A Receive
CLB_OUTPUTXBAR5	7		O	CLB Output X-BAR Output 5
EMIF1_A1	9		O	External memory interface 1 address line 1
MCAN_RX	10		I	CAN/CAN-FD Receive
SD1_D1	13	I	SDFM-1 Channel 1 Data Input	
GPIO37	0, 4, 8, 12	U16	I/O	General-Purpose Input Output 37
OUTPUTXBAR2	1		O	Output X-BAR Output 2
EMIF1_OEn	2		O	External memory interface 1 output enable
CANA_TX	6		O	CAN-A Transmit
CLB_OUTPUTXBAR6	7		O	CLB Output X-BAR Output 6
EMIF1_A2	9		O	External memory interface 1 address line 2
MCAN_TX	10		O	CAN/CAN-FD Transmit
SD1_D2	13	I	SDFM-1 Channel 2 Data Input	

**Table 4-1. Pin Attributes (continued)**

SIGNAL NAME	MUX POSITION	337	PIN TYPE	DESCRIPTION
GPIO38	0, 4, 8, 12	T16	I/O	General-Purpose Input Output 38
EMIF1_A0	2		O	External memory interface 1 address line 0
SCIC_TX	5		O	SCI-C Transmit Data
CANB_TX	6		O	CAN-B Transmit
CLB_OUTPUTXBAR7	7		O	CLB Output X-BAR Output 7
EMIF1_A3	9		O	External memory interface 1 address line 3
ENET_MII_RX_DV	10		I	EMAC MII receive data valid (or) RMIIL carrier sense/ receive data valid
ENET_MII_CRIS	11		I	EMAC MII carrier sense
SD1_D3	13		I	SDFM-1 Channel 3 Data Input
GPIO39	0, 4, 8, 12	W17	I/O	General-Purpose Input Output 39
EMIF1_A1	2		O	External memory interface 1 address line 1
SCIC_RX	5		I	SCI-C Receive Data
CANB_RX	6		I	CAN-B Receive
CLB_OUTPUTXBAR8	7		O	CLB Output X-BAR Output 8
EMIF1_A4	9		O	External memory interface 1 address line 4
ENET_MII_RX_ERR	10		I	EMAC MII / RMIIL receive error
ENET_MII_COL	11		I	EMAC MII collision detect
SD1_D4	13	I	SDFM-1 Channel 4 Data Input	
GPIO40	0, 4, 8, 12	V17	I/O	General-Purpose Input Output 40
EMIF1_A2	2		O	External memory interface 1 address line 2
I2CB_SDA	6		I/OD	I2C-B Open-Drain Bidirectional Data
ENET_MII_CRIS	11		I	EMAC MII carrier sense
ESC_I2C_SDA	14		I/OC	EtherCAT I2C Data
GPIO41	0, 4, 8, 12	U17	I/O	General-Purpose Input Output 41
EMIF1_A3	2		O	External memory interface 1 address line 3
I2CB_SCL	6		I/OD	I2C-B Open-Drain Bidirectional Clock
ENET_REVMII_MDIO_RST	10		I	EMAC REVMII MDIO reset
ENET_MII_COL	11		I	EMAC MII collision detect
ESC_I2C_SCL	14		I/OC	EtherCAT I2C Clock
GPIO42	0, 4, 8, 12	D19	I/O	General-Purpose Input Output 42
I2CA_SDA	6		I/OD	I2C-A Open-Drain Bidirectional Data
ENET_MDIO_CLK	10		I/O	EMAC management data clock, Output in MII/RMIIL modes, Input in RevMII mode
UARTA_TX	11		I/O	UART-A Serial Data Transmit
SCIA_TX	15		O	SCI-A Transmit Data
USB0DM	ALT		O	USB-0 PHY differential data
GPIO43	0, 4, 8, 12		C19	I/O
I2CA_SCL	6	I/OD		I2C-A Open-Drain Bidirectional Clock
ENET_MDIO_DATA	10	I/O		EMAC management data
UARTA_RX	11	I/O		UART-A Serial Data Receive
SCIA_RX	15	I		SCI-A Receive Data
USB0DP	ALT	O		USB-0 PHY differential data
GPIO44	0, 4, 8, 12	K18	I/O	General-Purpose Input Output 44
EMIF1_A4	2		O	External memory interface 1 address line 4
ENET_MII_TX_CLK	11		I	EMAC MII transmit clock
ESC_TX1_CLK	14		I	EtherCAT MII Transmit-1 Clock

**Table 4-1. Pin Attributes (continued)**

SIGNAL NAME	MUX POSITION	337	PIN TYPE	DESCRIPTION
GPIO45	0, 4, 8, 12	K19	I/O	General-Purpose Input Output 45
EMIF1_A5	2		O	External memory interface 1 address line 5
ENET_MII_TX_EN	11		O	EMAC MII / RMIIL transmit enable
ESC_TX1_ENA	14		I/O	EtherCAT MII Transmit-1 Enable
GPIO46	0, 4, 8, 12	E19	I/O	General-Purpose Input Output 46
EMIF1_A6	2		O	External memory interface 1 address line 6
SCID_RX	6		I	SCI-D Receive Data
ENET_MII_TX_ERR	11		O	EMAC MII transmit error
ESC_MDIO_CLK	14	O	EtherCAT MDIO Clock	
GPIO47	0, 4, 8, 12	E18	I/O	General-Purpose Input Output 47
EMIF1_A7	2		O	External memory interface 1 address line 7
SCID_TX	6		O	SCI-D Transmit Data
ENET_PPS0	11		O	EMAC Pulse Per Second Output 0
ESC_MDIO_DATA	14	I/O	EtherCAT MDIO Data	
GPIO48	0, 4, 8, 12	R16	I/O	General-Purpose Input Output 48
OUTPUTXBAR3	1		O	Output X-BAR Output 3
EMIF1_A8	2		O	External memory interface 1 address line 8
SCIA_TX	6		O	SCI-A Transmit Data
SD1_D1	7		I	SDFM-1 Channel 1 Data Input
ENET_PPS1	11		O	EMAC Pulse Per Second Output 1
ESC_PHY_CLK	14	O	EtherCAT PHY Clock	
GPIO49	0, 4, 8, 12	R17	I/O	General-Purpose Input Output 49
OUTPUTXBAR4	1		O	Output X-BAR Output 4
EMIF1_A9	2		O	External memory interface 1 address line 9
SCIA_RX	6		I	SCI-A Receive Data
SD1_C1	7		I	SDFM-1 Channel 1 Clock Input
EMIF1_A5	9		O	External memory interface 1 address line 5
ENET_MII_RX_CLK	11		I	EMAC MII receive clock
SD2_D1	13		I	SDFM-2 Channel 1 Data Input
FSITXA_D0	14	O	FSITX-A Primary Data Output	
GPIO50	0, 4, 8, 12	R18	I/O	General-Purpose Input Output 50
EQEP1_A	1		I	eQEP-1 Input A
EMIF1_A10	2		O	External memory interface 1 address line 10
SPIC_SIMO	6		I/O	SPI-C Slave In, Master Out (SIMO)
SD1_D2	7		I	SDFM-1 Channel 2 Data Input
EMIF1_A6	9		O	External memory interface 1 address line 6
ENET_MII_RX_DV	11		I	EMAC MII receive data valid (or) RMIIL carrier sense/ receive data valid
SD2_D2	13		I	SDFM-2 Channel 2 Data Input
FSITXA_D1	14	O	FSITX-A Optional Additional Data Output	

**Table 4-1. Pin Attributes (continued)**

SIGNAL NAME	MUX POSITION	337	PIN TYPE	DESCRIPTION
GPIO51	0, 4, 8, 12	R19	I/O	General-Purpose Input Output 51
EQEP1_B	1		I	eQEP-1 Input B
EMIF1_A11	2		O	External memory interface 1 address line 11
SPIC_SOMI	6		I/O	SPI-C Slave Out, Master In (SOMI)
SD1_C2	7		I	SDFM-1 Channel 2 Clock Input
EMIF1_A7	9		O	External memory interface 1 address line 7
ENET_MII_RX_ERR	11		I	EMAC MII / RMI receive error
SD2_D3	13		I	SDFM-2 Channel 3 Data Input
FSITXA_CLK	14		O	FSITX-A Output Clock
GPIO52	0, 4, 8, 12	P16	I/O	General-Purpose Input Output 52
EQEP1_STROBE	1		I/O	eQEP-1 Strobe
EMIF1_A12	2		O	External memory interface 1 address line 12
SPIC_CLK	6		I/O	SPI-C Clock
SD1_D3	7		I	SDFM-1 Channel 3 Data Input
EMIF1_A8	9		O	External memory interface 1 address line 8
ENET_MII_RX_DATA0	11		I	EMAC MII / RMI receive data 0
SD2_D4	13		I	SDFM-2 Channel 4 Data Input
FSIRXA_D0	14	I	FSIRX-A Primary Data Input	
GPIO53	0, 4, 8, 12	P17	I/O	General-Purpose Input Output 53
EQEP1_INDEX	1		I/O	eQEP-1 Index
EMIF1_D31	2		I/O	External memory interface 1 data line 31
EMIF2_D15	3		I/O	External memory interface 2 data line 15
SPIC_STEn	6		I/O	SPI-C Slave Transmit Enable (STE)
SD1_C3	7		I	SDFM-1 Channel 3 Clock Input
EMIF1_A9	9		O	External memory interface 1 address line 9
ENET_MII_RX_DATA1	11		I	EMAC MII / RMI receive data 1
SD1_C1	13		I	SDFM-1 Channel 1 Clock Input
FSIRXA_D1	14	I	FSIRX-A Optional Additional Data Input	
GPIO54	0, 4, 8, 12	P18	I/O	General-Purpose Input Output 54
SPIA_SIMO	1		I/O	SPI-A Slave In, Master Out (SIMO)
EMIF1_D30	2		I/O	External memory interface 1 data line 30
EMIF2_D14	3		I/O	External memory interface 2 data line 14
EQEP2_A	5		I	eQEP-2 Input A
SCIB_TX	6		O	SCI-B Transmit Data
SD1_D4	7		I	SDFM-1 Channel 4 Data Input
EMIF1_A10	9		O	External memory interface 1 address line 10
ENET_MII_RX_DATA2	11		I	EMAC MII receive data 2
SD1_C2	13		I	SDFM-1 Channel 2 Clock Input
FSIRXA_CLK	14		I	FSIRX-A Input Clock
SSIA_TX	15	I/O	SSI-A Serial Data Transmit	

**Table 4-1. Pin Attributes (continued)**

SIGNAL NAME	MUX POSITION	337	PIN TYPE	DESCRIPTION
GPIO55	0, 4, 8, 12	P19	I/O	General-Purpose Input Output 55
SPIA_SOMI	1		I/O	SPI-A Slave Out, Master In (SOMI)
EMIF1_D29	2		I/O	External memory interface 1 data line 29
EMIF2_D13	3		I/O	External memory interface 2 data line 13
EQEP2_B	5		I	eQEP-2 Input B
SCIB_RX	6		I	SCI-B Receive Data
SD1_C4	7		I	SDFM-1 Channel 4 Clock Input
EMIF1_D0	9		I/O	External memory interface 1 data line 0
ENET_MII_RX_DATA3	11		I	EMAC MII receive data 3
SD1_C3	13		I	SDFM-1 Channel 3 Clock Input
FSITXB_D0	14		O	FSITX-B Primary Data Output
SSIA_RX	15		I/O	SSI-A Serial Data Receive
GPIO56	0, 4, 8, 12		N16	I/O
SPIA_CLK	1	I/O		SPI-A Clock
EMIF1_D28	2	I/O		External memory interface 1 data line 28
EMIF2_D12	3	I/O		External memory interface 2 data line 12
EQEP2_STROBE	5	I/O		eQEP-2 Strobe
SCIC_TX	6	O		SCI-C Transmit Data
SD2_D1	7	I		SDFM-2 Channel 1 Data Input
EMIF1_D1	9	I/O		External memory interface 1 data line 1
I2CA_SDA	10	I/OD		I2C-A Open-Drain Bidirectional Data
ENET_MII_TX_EN	11	O		EMAC MII / RMII transmit enable
SD1_C4	13	I		SDFM-1 Channel 4 Clock Input
FSITXB_CLK	14	O		FSITX-B Output Clock
SSIA_CLK	15	I/O	SSI-A Clock	
GPIO57	0, 4, 8, 12	N18	I/O	General-Purpose Input Output 57
SPIA_STEn	1		I/O	SPI-A Slave Transmit Enable (STE)
EMIF1_D27	2		I/O	External memory interface 1 data line 27
EMIF2_D11	3		I/O	External memory interface 2 data line 11
EQEP2_INDEX	5		I/O	eQEP-2 Index
SCIC_RX	6		I	SCI-C Receive Data
SD2_C1	7		I	SDFM-2 Channel 1 Clock Input
EMIF1_D2	9		I/O	External memory interface 1 data line 2
I2CA_SCL	10		I/OD	I2C-A Open-Drain Bidirectional Clock
ENET_MII_TX_ERR	11		O	EMAC MII transmit error
FSITXB_D1	14		O	FSITX-B Optional Additional Data Output
SSIA_FSS	15		I/O	SSI-A Frame Sync

**Table 4-1. Pin Attributes (continued)**

SIGNAL NAME	MUX POSITION	337	PIN TYPE	DESCRIPTION
GPIO58	0, 4, 8, 12	N17	I/O	General-Purpose Input Output 58
MCLKRA	1		I	McBSP-A Receive Clock
EMIF1_D26	2		I/O	External memory interface 1 data line 26
EMIF2_D10	3		I/O	External memory interface 2 data line 10
OUTPUTXBAR1	5		O	Output X-BAR Output 1
SPIB_CLK	6		I/O	SPI-B Clock
SD2_D2	7		I	SDFM-2 Channel 2 Data Input
EMIF1_D3	9		I/O	External memory interface 1 data line 3
ESC_LED_LINK0_ACTIVE	10		O	EtherCAT Link-0 Active
ENET_MII_TX_CLK	11		I	EMAC MII transmit clock
SD2_C2	13		I	SDFM-2 Channel 2 Clock Input
FSIRXB_D0	14		I	FSIRX-B Primary Data Input
SPIA_SIMO	15		I/O	SPI-A Slave In, Master Out (SIMO)
GPIO59	0, 4, 8, 12		M16	I/O
MFSRA	1	I		McBSP-A Receive Frame Sync
EMIF1_D25	2	I/O		External memory interface 1 data line 25
EMIF2_D9	3	I/O		External memory interface 2 data line 9
OUTPUTXBAR2	5	O		Output X-BAR Output 2
SPIB_STEn	6	I/O		SPI-B Slave Transmit Enable (STE)
SD2_C2	7	I		SDFM-2 Channel 2 Clock Input
EMIF1_D4	9	I/O		External memory interface 1 data line 4
ESC_LED_LINK1_ACTIVE	10	O		EtherCAT Link-1 Active
ENET_MII_TX_DATA0	11	O		EMAC MII / RMI transmit data 0
SD2_C3	13	I		SDFM-2 Channel 3 Clock Input
FSIRXB_D1	14	I	FSIRX-B Optional Additional Data Input	
SPIA_SOMI	15	I/O	SPI-A Slave Out, Master In (SOMI)	
GPIO60	0, 4, 8, 12	M17	I/O	General-Purpose Input Output 60
MCLKRB	1		I	McBSP-B Receive Clock
EMIF1_D24	2		I/O	External memory interface 1 data line 24
EMIF2_D8	3		I/O	External memory interface 2 data line 8
OUTPUTXBAR3	5		O	Output X-BAR Output 3
SPIB_SIMO	6		I/O	SPI-B Slave In, Master Out (SIMO)
SD2_D3	7		I	SDFM-2 Channel 3 Data Input
EMIF1_D5	9		I/O	External memory interface 1 data line 5
ESC_LED_ERR	10		O	EtherCAT Error LED
ENET_MII_TX_DATA1	11		O	EMAC MII / RMI transmit data 1
SD2_C4	13		I	SDFM-2 Channel 4 Clock Input
FSIRXB_CLK	14		I	FSIRX-B Input Clock
SPIA_CLK	15		I/O	SPI-A Clock



**Table 4-1. Pin Attributes (continued)**

SIGNAL NAME	MUX POSITION	337	PIN TYPE	DESCRIPTION
GPIO61	0, 4, 8, 12	L16	I/O	General-Purpose Input Output 61
MFSRB	1		I	McBSP-B Receive Frame Sync
EMIF1_D23	2		I/O	External memory interface 1 data line 23
EMIF2_D7	3		I/O	External memory interface 2 data line 7
OUTPUTXBAR4	5		O	Output X-BAR Output 4
SPIB_SOMI	6		I/O	SPI-B Slave Out, Master In (SOMI)
SD2_C3	7		I	SDFM-2 Channel 3 Clock Input
EMIF1_D6	9		I/O	External memory interface 1 data line 6
ESC_LED_RUN	10		O	EtherCAT Run LED
ENET_MII_TX_DATA2	11		O	EMAC MII transmit data 2
CANA_RX	14		I	CAN-A Receive
SPIA_STEn	15		I/O	SPI-A Slave Transmit Enable (STE)
GPIO62	0, 4, 8, 12	J17	I/O	General-Purpose Input Output 62
SCIC_RX	1		I	SCI-C Receive Data
EMIF1_D22	2		I/O	External memory interface 1 data line 22
EMIF2_D6	3		I/O	External memory interface 2 data line 6
EQEP3_A	5		I	eQEP-3 Input A
CANA_RX	6		I	CAN-A Receive
SD2_D4	7		I	SDFM-2 Channel 4 Data Input
EMIF1_D7	9		I/O	External memory interface 1 data line 7
ESC_LED_STATE_RUN	10		O	EtherCAT State Run
ENET_MII_TX_DATA3	11		O	EMAC MII transmit data 3
CANA_TX	14	O	CAN-A Transmit	
GPIO63	0, 4, 8, 12	J16	I/O	General-Purpose Input Output 63
SCIC_TX	1		O	SCI-C Transmit Data
EMIF1_D21	2		I/O	External memory interface 1 data line 21
EMIF2_D5	3		I/O	External memory interface 2 data line 5
EQEP3_B	5		I	eQEP-3 Input B
CANA_TX	6		O	CAN-A Transmit
SD2_C4	7		I	SDFM-2 Channel 4 Clock Input
SSIA_TX	9		I/O	SSI-A Serial Data Transmit
ENET_MII_RX_DATA0	11		I	EMAC MII / RMI receive data 0
SD1_D1	13		I	SDFM-1 Channel 1 Data Input
ESC_RX1_DATA0	14		I	EtherCAT MII Receive-1 Data-0
SPIB_SIMO	15	I/O	SPI-B Slave In, Master Out (SIMO)	
GPIO64	0, 4, 8, 12	L17	I/O	General-Purpose Input Output 64
EMIF1_D20	2		I/O	External memory interface 1 data line 20
EMIF2_D4	3		I/O	External memory interface 2 data line 4
EQEP3_STROBE	5		I/O	eQEP-3 Strobe
SCIA_RX	6		I	SCI-A Receive Data
SSIA_RX	9		I/O	SSI-A Serial Data Receive
ENET_MII_RX_DV	10		I	EMAC MII receive data valid (or) RMI carrier sense/ receive data valid
ENET_MII_RX_DATA1	11		I	EMAC MII / RMI receive data 1
SD1_C1	13		I	SDFM-1 Channel 1 Clock Input
ESC_RX1_DATA1	14		I	EtherCAT MII Receive-1 Data-1
SPIB_SOMI	15		I/O	SPI-B Slave Out, Master In (SOMI)

**Table 4-1. Pin Attributes (continued)**

SIGNAL NAME	MUX POSITION	337	PIN TYPE	DESCRIPTION
GPIO65	0, 4, 8, 12	K16	I/O	General-Purpose Input Output 65
EMIF1_D19	2		I/O	External memory interface 1 data line 19
EMIF2_D3	3		I/O	External memory interface 2 data line 3
EQEP3_INDEX	5		I/O	eQEP-3 Index
SCIA_TX	6		O	SCI-A Transmit Data
SSIA_CLK	9		I/O	SSI-A Clock
ENET_MII_RX_ERR	10		I	EMAC MII / RMIIL receive error
ENET_MII_RX_DATA2	11		I	EMAC MII receive data 2
SD1_D2	13		I	SDFM-1 Channel 2 Data Input
ESC_RX1_DATA2	14		I	EtherCAT MII Receive-1 Data-2
SPIB_CLK	15		I/O	SPI-B Clock
GPIO66	0, 4, 8, 12	K17	I/O	General-Purpose Input Output 66
EMIF1_D18	2		I/O	External memory interface 1 data line 18
EMIF2_D2	3		I/O	External memory interface 2 data line 2
I2CB_SDA	6		I/OD	I2C-B Open-Drain Bidirectional Data
SSIA_FSS	9		I/O	SSI-A Frame Sync
ENET_MII_RX_DATA0	10		I	EMAC MII / RMIIL receive data 0
ENET_MII_RX_DATA3	11		I	EMAC MII receive data 3
SD1_C2	13		I	SDFM-1 Channel 2 Clock Input
ESC_RX1_DATA3	14		I	EtherCAT MII Receive-1 Data-3
SPIB_STEn	15	I/O	SPI-B Slave Transmit Enable (STE)	
GPIO67	0, 4, 8, 12	B19	I/O	General-Purpose Input Output 67
EMIF1_D17	2		I/O	External memory interface 1 data line 17
EMIF2_D1	3		I/O	External memory interface 2 data line 1
ENET_MII_RX_CLK	10		I	EMAC MII receive clock
ENET_REVMII_MDIO_RST	11		I	EMAC REVMII MDIO reset
SD1_D3	13		I	SDFM-1 Channel 3 Data Input
GPIO68	0, 4, 8, 12	C18	I/O	General-Purpose Input Output 68
EMIF1_D16	2		I/O	External memory interface 1 data line 16
EMIF2_D0	3		I/O	External memory interface 2 data line 0
ENET_MII_INTR	11		I/O	EMAC PHY interrupt, Input in MII/RMIIL mode, Output in RevMII mode
SD1_C3	13		I	SDFM-1 Channel 3 Clock Input
ESC_PHY1_LINKSTATUS	14	I	EtherCAT PHY-1 Link Status	
GPIO69	0, 4, 8, 12	B18	I/O	General-Purpose Input Output 69
EMIF1_D15	2		I/O	External memory interface 1 data line 15
I2CB_SCL	6		I/OD	I2C-B Open-Drain Bidirectional Clock
ENET_MII_TX_EN	10		O	EMAC MII / RMIIL transmit enable
ENET_MII_RX_CLK	11		I	EMAC MII receive clock
SD1_D4	13		I	SDFM-1 Channel 4 Data Input
ESC_RX1_CLK	14		I	EtherCAT MII Receive-1 Clock
SPIC_SIMO	15		I/O	SPI-C Slave In, Master Out (SIMO)

**Table 4-1. Pin Attributes (continued)**

SIGNAL NAME	MUX POSITION	337	PIN TYPE	DESCRIPTION
GPIO70	0, 4, 8, 12	A17	I/O	General-Purpose Input Output 70
EMIF1_D14	2		I/O	External memory interface 1 data line 14
CANA_RX	5		I	CAN-A Receive
SCIB_TX	6		O	SCI-B Transmit Data
MCAN_RX	9		I	CAN/CAN-FD Receive
ENET_MII_RX_DV	11		I	EMAC MII receive data valid (or) RMII carrier sense/ receive data valid
SD1_C4	13		I	SDFM-1 Channel 4 Clock Input
ESC_RX1_DV	14		I	EtherCAT MII Receive-1 Data Valid
SPIC_SOMI	15		I/O	SPI-C Slave Out, Master In (SOMI)
GPIO71	0, 4, 8, 12		B17	I/O
EMIF1_D13	2	I/O		External memory interface 1 data line 13
CANA_TX	5	O		CAN-A Transmit
SCIB_RX	6	I		SCI-B Receive Data
MCAN_TX	9	O		CAN/CAN-FD Transmit
ENET_MII_RX_DATA0	10	I		EMAC MII / RMII receive data 0
ENET_MII_RX_ERR	11	I		EMAC MII / RMII receive error
ESC_RX1_ERR	14	I		EtherCAT MII Receive-1 Error
SPIC_CLK	15	I/O		SPI-C Clock
GPIO72	0, 4, 8, 12	B16	I/O	General-Purpose Input Output 72
EMIF1_D12	2		I/O	External memory interface 1 data line 12
CANB_TX	5		O	CAN-B Transmit
SCIC_TX	6		O	SCI-C Transmit Data
ENET_MII_RX_DATA1	10		I	EMAC MII / RMII receive data 1
ENET_MII_TX_DATA3	11		O	EMAC MII transmit data 3
ESC_TX1_DATA3	14		O	EtherCAT MII Transmit-1 Data-3
SPIC_STEn	15		I/O	SPI-C Slave Transmit Enable (STE)
GPIO73	0, 4, 8, 12	A16	I/O	General-Purpose Input Output 73
EMIF1_D11	2		I/O	External memory interface 1 data line 11
XCLKOUT	3		O	External Clock Output. This pin outputs a divided-down version of a chosen clock signal from within the device.
CANB_RX	5		I	CAN-B Receive
SCIC_RX	6		I	SCI-C Receive Data
ENET_RMII_CLK	10		I/O	EMAC RMII clock
ENET_MII_TX_DATA2	11		O	EMAC MII transmit data 2
SD2_D2	13		I	SDFM-2 Channel 2 Data Input
ESC_TX1_DATA2	14	O	EtherCAT MII Transmit-1 Data-2	
GPIO74	0, 4, 8, 12	C17	I/O	General-Purpose Input Output 74
EMIF1_D10	2		I/O	External memory interface 1 data line 10
MCAN_TX	9		O	CAN/CAN-FD Transmit
ENET_MII_TX_DATA1	11		O	EMAC MII / RMII transmit data 1
SD2_C2	13		I	SDFM-2 Channel 2 Clock Input
ESC_TX1_DATA1	14		O	EtherCAT MII Transmit-1 Data-1

**Table 4-1. Pin Attributes (continued)**

SIGNAL NAME	MUX POSITION	337	PIN TYPE	DESCRIPTION	
GPIO75	0, 4, 8, 12	D16	I/O	General-Purpose Input Output 75	
EMIF1_D9	2		I/O	External memory interface 1 data line 9	
MCAN_RX	9		I	CAN/CAN-FD Receive	
ENET_MII_TX_DATA0	11		O	EMAC MII / RMIIT transmit data 0	
SD2_D3	13		I	SDFM-2 Channel 3 Data Input	
ESC_TX1_DATA0	14		O	EtherCAT MII Transmit-1 Data-0	
GPIO76	0, 4, 8, 12	C16	I/O	General-Purpose Input Output 76	
EMIF1_D8	2		I/O	External memory interface 1 data line 8	
SCID_TX	6		O	SCI-D Transmit Data	
ENET_MII_RX_ERR	10		I	EMAC MII / RMIIT receive error	
SD2_C3	13		I	SDFM-2 Channel 3 Clock Input	
ESC_PHY_RESETn	14		O	EtherCAT PHY Active Low Reset	
GPIO77	0, 4, 8, 12	A15	I/O	General-Purpose Input Output 77	
EMIF1_D7	2		I/O	External memory interface 1 data line 7	
SCID_RX	6		I	SCI-D Receive Data	
SD2_D4	13		I	SDFM-2 Channel 4 Data Input	
ESC_RX0_CLK	14		I	EtherCAT MII Receive-0 Clock	
GPIO78	0, 4, 8, 12		B15	I/O	General-Purpose Input Output 78
EMIF1_D6	2	I/O		External memory interface 1 data line 6	
EQEP2_A	6	I		eQEP-2 Input A	
SD2_C4	13	I		SDFM-2 Channel 4 Clock Input	
ESC_RX0_DV	14	I		EtherCAT MII Receive-0 Data Valid	
GPIO79	0, 4, 8, 12	C15		I/O	General-Purpose Input Output 79
EMIF1_D5	2		I/O	External memory interface 1 data line 5	
EQEP2_B	6		I	eQEP-2 Input B	
SD2_D1	13		I	SDFM-2 Channel 1 Data Input	
ESC_RX0_ERR	14		I	EtherCAT MII Receive-0 Error	
GPIO80	0, 4, 8, 12		D15	I/O	General-Purpose Input Output 80
EMIF1_D4	2	I/O		External memory interface 1 data line 4	
EQEP2_STROBE	6	I/O		eQEP-2 Strobe	
SD2_C1	13	I		SDFM-2 Channel 1 Clock Input	
ESC_RX0_DATA0	14	I		EtherCAT MII Receive-0 Data-0	
GPIO81	0, 4, 8, 12	A14		I/O	General-Purpose Input Output 81
EMIF1_D3	2		I/O	External memory interface 1 data line 3	
EQEP2_INDEX	6		I/O	eQEP-2 Index	
ESC_RX0_DATA1	14		I	EtherCAT MII Receive-0 Data-1	
GPIO82	0, 4, 8, 12		B14	I/O	General-Purpose Input Output 82
EMIF1_D2	2			I/O	External memory interface 1 data line 2
ESC_RX0_DATA2	14	I		EtherCAT MII Receive-0 Data-2	
GPIO83	0, 4, 8, 12	C14		I/O	General-Purpose Input Output 83
EMIF1_D1	2			I/O	External memory interface 1 data line 1
ESC_RX0_DATA3	14			I	EtherCAT MII Receive-0 Data-3

**Table 4-1. Pin Attributes (continued)**

SIGNAL NAME	MUX POSITION	337	PIN TYPE	DESCRIPTION
GPIO84	0, 4, 8, 12	A11	I/O	General-Purpose Input Output 84
SCIA_TX	5		O	SCI-A Transmit Data
MDXB	6		O	McBSP-B Transmit Serial Data
UARTA_TX	11		I/O	UART-A Serial Data Transmit
ESC_TX0_ENA	14		I/O	EtherCAT MII Transmit-0 Enable
MDXA	15		O	McBSP-A Transmit Serial Data
GPIO85	0, 4, 8, 12	B11	I/O	General-Purpose Input Output 85
EMIF1_D0	2		I/O	External memory interface 1 data line 0
SCIA_RX	5		I	SCI-A Receive Data
MDRB	6		I	McBSP-B Receive Serial Data
UARTA_RX	11		I/O	UART-A Serial Data Receive
ESC_TX0_CLK	14		I	EtherCAT MII Transmit-0 Clock
MDRA	15	I	McBSP-A Receive Serial Data	
GPIO86	0, 4, 8, 12	C11	I/O	General-Purpose Input Output 86
EMIF1_A13	2		O	External memory interface 1 address line 13
EMIF1_CAS	3		O	External memory interface 1 column address strobe
SCIB_TX	5		O	SCI-B Transmit Data
MCLKXB	6		O	McBSP-B Transmit Clock
ESC_PHY0_LINKSTATUS	14		I	EtherCAT PHY-0 Link Status
MCLKXA	15	O	McBSP-A Transmit Clock	
GPIO87	0, 4, 8, 12	D11	I/O	General-Purpose Input Output 87
EMIF1_A14	2		O	External memory interface 1 address line 14
EMIF1_RAS	3		O	External memory interface 1 row address strobe
SCIB_RX	5		I	SCI-B Receive Data
MFSXB	6		O	McBSP-B Transmit Frame Sync
EMIF1_DQM3	9		O	External memory interface 1 Input/output mask for byte 3
ESC_TX0_DATA0	14	O	EtherCAT MII Transmit-0 Data-0	
MFSXA	15	O	McBSP-A Transmit Frame Sync	
GPIO88	0, 4, 8, 12	C6	I/O	General-Purpose Input Output 88
EMIF1_A15	2		O	External memory interface 1 address line 15
EMIF1_DQM0	3		O	External memory interface 1 Input/output mask for byte 0
EMIF1_DQM1	9		O	External memory interface 1 Input/output mask for byte 1
ESC_TX0_DATA1	14	O	EtherCAT MII Transmit-0 Data-1	
GPIO89	0, 4, 8, 12	D6	I/O	General-Purpose Input Output 89
EMIF1_A16	2		O	External memory interface 1 address line 16
EMIF1_DQM1	3		O	External memory interface 1 Input/output mask for byte 1
SCIC_TX	6		O	SCI-C Transmit Data
EMIF1_CAS	9		O	External memory interface 1 column address strobe
ESC_TX0_DATA2	14		O	EtherCAT MII Transmit-0 Data-2
GPIO90	0, 4, 8, 12	A5	I/O	General-Purpose Input Output 90
EMIF1_A17	2		O	External memory interface 1 address line 17
EMIF1_DQM2	3		O	External memory interface 1 Input/output mask for byte 2
SCIC_RX	6		I	SCI-C Receive Data
EMIF1_RAS	9		O	External memory interface 1 row address strobe
ESC_TX0_DATA3	14		O	EtherCAT MII Transmit-0 Data-3

**Table 4-1. Pin Attributes (continued)**

SIGNAL NAME	MUX POSITION	337	PIN TYPE	DESCRIPTION
GPIO91	0, 4, 8, 12	B5	I/O	General-Purpose Input Output 91
EMIF1_A18	2		O	External memory interface 1 address line 18
EMIF1_DQM3	3		O	External memory interface 1 Input/output mask for byte 3
I2CA_SDA	6		I/OD	I2C-A Open-Drain Bidirectional Data
EMIF1_DQM2	9		O	External memory interface 1 Input/output mask for byte 2
PMBUSA_SCL	10		I/OD	PMBus-A Open-Drain Bidirectional Clock
SSIA_TX	11		I/O	SSI-A Serial Data Transmit
FSIRXF_D0	13		I	FSIRX-F Primary Data Input
CLB_OUTPUTXBAR1	14		O	CLB Output X-BAR Output 1
SPID_SIMO	15		I/O	SPI-D Slave In, Master Out (SIMO)
GPIO92	0, 4, 8, 12	A4	I/O	General-Purpose Input Output 92
EMIF1_A19	2		O	External memory interface 1 address line 19
EMIF1_BA1	3		O	External memory interface 1 bank address 1
I2CA_SCL	6		I/OD	I2C-A Open-Drain Bidirectional Clock
EMIF1_DQM0	9		O	External memory interface 1 Input/output mask for byte 0
PMBUSA_SDA	10		I/OD	PMBus-A Open-Drain Bidirectional Data
SSIA_RX	11		I/O	SSI-A Serial Data Receive
FSIRXF_D1	13		I	FSIRX-F Optional Additional Data Input
CLB_OUTPUTXBAR2	14		O	CLB Output X-BAR Output 2
SPID_SOMI	15		I/O	SPI-D Slave Out, Master In (SOMI)
GPIO93	0, 4, 8, 12	B4	I/O	General-Purpose Input Output 93
EMIF1_BA0	3		O	External memory interface 1 bank address 0
SCID_TX	6		O	SCI-D Transmit Data
PMBUSA_ALERT	10		I/OD	PMBus-A Open-Drain Bidirectional Alert Signal
SSIA_CLK	11		I/O	SSI-A Clock
FSIRXF_CLK	13		I	FSIRX-F Input Clock
CLB_OUTPUTXBAR3	14		O	CLB Output X-BAR Output 3
SPID_CLK	15		I/O	SPI-D Clock
GPIO94	0, 4, 8, 12	A3	I/O	General-Purpose Input Output 94
SCID_RX	6		I	SCI-D Receive Data
EMIF1_BA1	9		O	External memory interface 1 bank address 1
PMBUSA_CTL	10		I	PMBus-A Control Signal
SSIA_FSS	11		I/O	SSI-A Frame Sync
FSIRXG_D0	13		I	FSIRX-G Primary Data Input
CLB_OUTPUTXBAR4	14		O	CLB Output X-BAR Output 4
SPID_STEn	15	I/O	SPI-D Slave Transmit Enable (STE)	
GPIO95	0, 4, 8, 12	B3	I/O	General-Purpose Input Output 95
EMIF2_A12	3		O	External memory interface 2 address line 12
FSIRXG_D1	13		I	FSIRX-G Optional Additional Data Input
CLB_OUTPUTXBAR5	14		O	CLB Output X-BAR Output 5
GPIO96	0, 4, 8, 12	C3	I/O	General-Purpose Input Output 96
EMIF2_DQM1	3		O	External memory interface 2 Input/output mask for byte 1
EQEP1_A	5		I	eQEP-1 Input A
FSIRXG_CLK	13		I	FSIRX-G Input Clock
CLB_OUTPUTXBAR6	14		O	CLB Output X-BAR Output 6

**Table 4-1. Pin Attributes (continued)**

SIGNAL NAME	MUX POSITION	337	PIN TYPE	DESCRIPTION
GPIO97	0, 4, 8, 12	A2	I/O	General-Purpose Input Output 97
EMIF2_DQM0	3		O	External memory interface 2 Input/output mask for byte 0
EQEP1_B	5		I	eQEP-1 Input B
FSIRXH_D0	13		I	FSIRX-H Primary Data Input
CLB_OUTPUTXBAR7	14		O	CLB Output X-BAR Output 7
GPIO98	0, 4, 8, 12	F1	I/O	General-Purpose Input Output 98
EMIF2_A0	3		O	External memory interface 2 address line 0
EQEP1_STROBE	5		I/O	eQEP-1 Strobe
FSIRXH_D1	13		I	FSIRX-H Optional Additional Data Input
CLB_OUTPUTXBAR8	14		O	CLB Output X-BAR Output 8
GPIO99	0, 4, 8, 12	G1	I/O	General-Purpose Input Output 99
EMIF2_A1	3		O	External memory interface 2 address line 1
EQEP1_INDEX	5		I/O	eQEP-1 Index
FSIRXH_CLK	13		I	FSIRX-H Input Clock
GPIO100	0, 4, 8, 12	H1	I/O	General-Purpose Input Output 100
EMIF2_A2	3		O	External memory interface 2 address line 2
EQEP2_A	5		I	eQEP-2 Input A
SPIC_SIMO	6		I/O	SPI-C Slave In, Master Out (SIMO)
ESC_GPI0	10		I	EtherCAT General-Purpose Input 0
FSITXA_D0	13		O	FSITX-A Primary Data Output
GPIO101	0, 4, 8, 12	H2	I/O	General-Purpose Input Output 101
EMIF2_A3	3		O	External memory interface 2 address line 3
EQEP2_B	5		I	eQEP-2 Input B
SPIC_SOMI	6		I/O	SPI-C Slave Out, Master In (SOMI)
ESC_GPI1	10		I	EtherCAT General-Purpose Input 1
FSITXA_D1	13		O	FSITX-A Optional Additional Data Output
GPIO102	0, 4, 8, 12	H3	I/O	General-Purpose Input Output 102
EMIF2_A4	3		O	External memory interface 2 address line 4
EQEP2_STROBE	5		I/O	eQEP-2 Strobe
SPIC_CLK	6		I/O	SPI-C Clock
ESC_GPI2	10		I	EtherCAT General-Purpose Input 2
FSITXA_CLK	13		O	FSITX-A Output Clock
GPIO103	0, 4, 8, 12	J1	I/O	General-Purpose Input Output 103
EMIF2_A5	3		O	External memory interface 2 address line 5
EQEP2_INDEX	5		I/O	eQEP-2 Index
SPIC_STEn	6		I/O	SPI-C Slave Transmit Enable (STE)
ESC_GPI3	10		I	EtherCAT General-Purpose Input 3
FSIRXA_D0	13		I	FSIRX-A Primary Data Input
GPIO104	0, 4, 8, 12	J2	I/O	General-Purpose Input Output 104
I2CA_SDA	1		I/OD	I2C-A Open-Drain Bidirectional Data
EMIF2_A6	3		O	External memory interface 2 address line 6
EQEP3_A	5		I	eQEP-3 Input A
SCID_TX	6		O	SCI-D Transmit Data
ESC_GPI4	10		I	EtherCAT General-Purpose Input 4
CM-I2CA_SDA	11		I/OD	CM-I2C-A Open-Drain Bidirectional Data
FSIRXA_D1	13		I	FSIRX-A Optional Additional Data Input

**Table 4-1. Pin Attributes (continued)**

SIGNAL NAME	MUX POSITION	337	PIN TYPE	DESCRIPTION
GPIO105	0, 4, 8, 12	J3	I/O	General-Purpose Input Output 105
I2CA_SCL	1		I/OD	I2C-A Open-Drain Bidirectional Clock
EMIF2_A7	3		O	External memory interface 2 address line 7
EQEP3_B	5		I	eQEP-3 Input B
SCID_RX	6		I	SCI-D Receive Data
ESC_GPI5	10		I	EtherCAT General-Purpose Input 5
CM-I2CA_SCL	11		I/OD	CM-I2C-A Open-Drain Bidirectional Clock
FSIRXA_CLK	13		I	FSIRX-A Input Clock
ENET_MDIO_CLK	14		I/O	EMAC management data clock, Output in MII/RMII modes, Input in RevMII mode
GPIO106	0, 4, 8, 12	L2	I/O	General-Purpose Input Output 106
EMIF2_A8	3		O	External memory interface 2 address line 8
EQEP3_STROBE	5		I/O	eQEP-3 Strobe
SCIC_TX	6		O	SCI-C Transmit Data
ESC_GPI6	10		I	EtherCAT General-Purpose Input 6
FSITXB_D0	13		O	FSITX-B Primary Data Output
ENET_MDIO_DATA	14		I/O	EMAC management data
GPIO107	0, 4, 8, 12	L3	I/O	General-Purpose Input Output 107
EMIF2_A9	3		O	External memory interface 2 address line 9
EQEP3_INDEX	5		I/O	eQEP-3 Index
SCIC_RX	6		I	SCI-C Receive Data
ESC_GPI7	10		I	EtherCAT General-Purpose Input 7
FSITXB_D1	13		O	FSITX-B Optional Additional Data Output
ENET_REVMII_MDIO_RST	14		I	EMAC REVMII MDIO reset
GPIO108	0, 4, 8, 12	L4	I/O	General-Purpose Input Output 108
EMIF2_A10	3		O	External memory interface 2 address line 10
ESC_GPI8	10		I	EtherCAT General-Purpose Input 8
FSITXB_CLK	13		O	FSITX-B Output Clock
ENET_MII_INTR	14		I/O	EMAC PHY interrupt, Input in MII/RMII mode, Output in RevMII mode
GPIO109	0, 4, 8, 12	N2	I/O	General-Purpose Input Output 109
EMIF2_A11	3		O	External memory interface 2 address line 11
ESC_GPI9	10		I	EtherCAT General-Purpose Input 9
ENET_MII_CRS	14		I	EMAC MII carrier sense
GPIO110	0, 4, 8, 12	M2	I/O	General-Purpose Input Output 110
EMIF2_WAIT	3		I	External memory interface 2 Asynchronous SRAM WAIT
ESC_GPI10	10		I	EtherCAT General-Purpose Input 10
FSIRXB_D0	13		I	FSIRX-B Primary Data Input
ENET_MII_COL	14		I	EMAC MII collision detect
GPIO111	0, 4, 8, 12	M4	I/O	General-Purpose Input Output 111
EMIF2_BA0	3		O	External memory interface 2 bank address 0
ESC_GPI11	10		I	EtherCAT General-Purpose Input 11
FSIRXB_D1	13		I	FSIRX-B Optional Additional Data Input
ENET_MII_RX_CLK	14		I	EMAC MII receive clock



**Table 4-1. Pin Attributes (continued)**

SIGNAL NAME	MUX POSITION	337	PIN TYPE	DESCRIPTION
GPIO112	0, 4, 8, 12	M3	I/O	General-Purpose Input Output 112
EMIF2_BA1	3		O	External memory interface 2 bank address 1
ESC_GPI12	10		I	EtherCAT General-Purpose Input 12
FSIRXB_CLK	13		I	FSIRX-B Input Clock
ENET_MII_RX_DV	14		I	EMAC MII receive data valid (or) RMIIL carrier sense/ receive data valid
GPIO113	0, 4, 8, 12	N4	I/O	General-Purpose Input Output 113
EMIF2_CAS	3		O	External memory interface 2 column address strobe
ESC_GPI13	10		I	EtherCAT General-Purpose Input 13
ENET_MII_RX_ERR	14		I	EMAC MII / RMIIL receive error
GPIO114	0, 4, 8, 12	N3	I/O	General-Purpose Input Output 114
EMIF2_RAS	3		O	External memory interface 2 row address strobe
ESC_GPI14	10		I	EtherCAT General-Purpose Input 14
ENET_MII_RX_DATA0	14		I	EMAC MII / RMIIL receive data 0
GPIO115	0, 4, 8, 12	V12	I/O	General-Purpose Input Output 115
EMIF2_CS0n	3		O	External memory interface 2 chip select 0
OUTPUTXBAR5	5		O	Output X-BAR Output 5
ESC_GPI15	10		I	EtherCAT General-Purpose Input 15
FSIRXC_D0	13		I	FSIRX-C Primary Data Input
ENET_MII_RX_DATA1	14		I	EMAC MII / RMIIL receive data 1
GPIO116	0, 4, 8, 12	W10	I/O	General-Purpose Input Output 116
EMIF2_CS2n	3		O	External memory interface 2 chip select 2
OUTPUTXBAR6	5		O	Output X-BAR Output 6
ESC_GPI16	10		I	EtherCAT General-Purpose Input 16
FSIRXC_D1	13		I	FSIRX-C Optional Additional Data Input
ENET_MII_RX_DATA2	14		I	EMAC MII receive data 2
GPIO117	0, 4, 8, 12	U12	I/O	General-Purpose Input Output 117
EMIF2_SDCKE	3		O	External memory interface 2 SDRAM clock enable
ESC_GPI17	10		I	EtherCAT General-Purpose Input 17
FSIRXC_CLK	13		I	FSIRX-C Input Clock
ENET_MII_RX_DATA3	14	I	EMAC MII receive data 3	
GPIO118	0, 4, 8, 12	T12	I/O	General-Purpose Input Output 118
EMIF2_CLK	3		O	External memory interface 2 clock
ESC_GPI18	10		I	EtherCAT General-Purpose Input 18
FSIRXD_D0	13		I	FSIRX-D Primary Data Input
ENET_MII_TX_EN	14		O	EMAC MII / RMIIL transmit enable
GPIO119	0, 4, 8, 12	T15	I/O	General-Purpose Input Output 119
EMIF2_RNW	3		O	External memory interface 2 read not write
ESC_GPI19	10		I	EtherCAT General-Purpose Input 19
FSIRXD_D1	13		I	FSIRX-D Optional Additional Data Input
ENET_MII_TX_ERR	14		O	EMAC MII transmit error
GPIO120	0, 4, 8, 12	U15	I/O	General-Purpose Input Output 120
EMIF2_WEn	3		O	External memory interface 2 write enable
ESC_GPI20	10		I	EtherCAT General-Purpose Input 20
FSIRXD_CLK	13		I	FSIRX-D Input Clock
ENET_MII_TX_CLK	14		I	EMAC MII transmit clock

**Table 4-1. Pin Attributes (continued)**

SIGNAL NAME	MUX POSITION	337	PIN TYPE	DESCRIPTION
GPIO121	0, 4, 8, 12	W16	I/O	General-Purpose Input Output 121
EMIF2_OEn	3		O	External memory interface 2 output enable
ESC_GPI21	10		I	EtherCAT General-Purpose Input 21
FSIRXE_D0	13		I	FSIRX-E Primary Data Input
ENET_MII_TX_DATA0	14		O	EMAC MII / RMI transmit data 0
GPIO122	0, 4, 8, 12	T8	I/O	General-Purpose Input Output 122
EMIF2_D15	3		I/O	External memory interface 2 data line 15
SPIC_SIMO	6		I/O	SPI-C Slave In, Master Out (SIMO)
SD1_D1	7		I	SDFM-1 Channel 1 Data Input
ESC_GPI22	10		I	EtherCAT General-Purpose Input 22
ENET_MII_TX_DATA1	14		O	EMAC MII / RMI transmit data 1
GPIO123	0, 4, 8, 12	U8	I/O	General-Purpose Input Output 123
EMIF2_D14	3		I/O	External memory interface 2 data line 14
SPIC_SOMI	6		I/O	SPI-C Slave Out, Master In (SOMI)
SD1_C1	7		I	SDFM-1 Channel 1 Clock Input
ESC_GPI23	10		I	EtherCAT General-Purpose Input 23
ENET_MII_TX_DATA2	14		O	EMAC MII transmit data 2
GPIO124	0, 4, 8, 12	V8	I/O	General-Purpose Input Output 124
EMIF2_D13	3		I/O	External memory interface 2 data line 13
SPIC_CLK	6		I/O	SPI-C Clock
SD1_D2	7		I	SDFM-1 Channel 2 Data Input
ESC_GPI24	10		I	EtherCAT General-Purpose Input 24
ENET_MII_TX_DATA3	14		O	EMAC MII transmit data 3
GPIO125	0, 4, 8, 12	T9	I/O	General-Purpose Input Output 125
EMIF2_D12	3		I/O	External memory interface 2 data line 12
SPIC_STEn	6		I/O	SPI-C Slave Transmit Enable (STE)
SD1_C2	7		I	SDFM-1 Channel 2 Clock Input
ESC_GPI25	10		I	EtherCAT General-Purpose Input 25
FSIRXE_D1	13		I	FSIRX-E Optional Additional Data Input
ESC_LATCH0	14		I	EtherCAT LatchSignal Input 0
GPIO126	0, 4, 8, 12	U9	I/O	General-Purpose Input Output 126
EMIF2_D11	3		I/O	External memory interface 2 data line 11
SD1_D3	7		I	SDFM-1 Channel 3 Data Input
ESC_GPI26	10		I	EtherCAT General-Purpose Input 26
FSIRXE_CLK	13		I	FSIRX-E Input Clock
ESC_LATCH1	14		I	EtherCAT LatchSignal Input 1
GPIO127	0, 4, 8, 12	V9	I/O	General-Purpose Input Output 127
EMIF2_D10	3		I/O	External memory interface 2 data line 10
SD1_C3	7		I	SDFM-1 Channel 3 Clock Input
ESC_GPI27	10		I	EtherCAT General-Purpose Input 27
ESC_SYNC0	14		O	EtherCAT SyncSignal Output 0
GPIO128	0, 4, 8, 12	W9	I/O	General-Purpose Input Output 128
EMIF2_D9	3		I/O	External memory interface 2 data line 9
SD1_D4	7		I	SDFM-1 Channel 4 Data Input
ESC_GPI28	10		I	EtherCAT General-Purpose Input 28
ESC_SYNC1	14		O	EtherCAT SyncSignal Output 1

**Table 4-1. Pin Attributes (continued)**

SIGNAL NAME	MUX POSITION	337	PIN TYPE	DESCRIPTION
GPIO129	0, 4, 8, 12		I/O	General-Purpose Input Output 129
EMIF2_D8	3		I/O	External memory interface 2 data line 8
SD1_C4	7	T10	I	SDFM-1 Channel 4 Clock Input
ESC_GPI29	10		I	EtherCAT General-Purpose Input 29
ESC_TX1_ENA	14		I/O	EtherCAT MII Transmit-1 Enable
GPIO130	0, 4, 8, 12		I/O	General-Purpose Input Output 130
EMIF2_D7	3		I/O	External memory interface 2 data line 7
SD2_D1	7	U10	I	SDFM-2 Channel 1 Data Input
ESC_GPI30	10		I	EtherCAT General-Purpose Input 30
ESC_TX1_CLK	14		I	EtherCAT MII Transmit-1 Clock
GPIO131	0, 4, 8, 12		I/O	General-Purpose Input Output 131
EMIF2_D6	3		I/O	External memory interface 2 data line 6
SD2_C1	7	V10	I	SDFM-2 Channel 1 Clock Input
ESC_GPI31	10		I	EtherCAT General-Purpose Input 31
ESC_TX1_DATA0	14		O	EtherCAT MII Transmit-1 Data-0
GPIO132	0, 4, 8, 12		I/O	General-Purpose Input Output 132
EMIF2_D5	3		I/O	External memory interface 2 data line 5
SD2_D2	7	W18	I	SDFM-2 Channel 2 Data Input
ESC_GPO0	10		O	EtherCAT General-Purpose Output 0
ESC_TX1_DATA1	14		O	EtherCAT MII Transmit-1 Data-1
GPIO133	0, 4, 8, 12		I/O	General-Purpose Input Output 133
SD2_C2	7	G18	I	SDFM-2 Channel 2 Clock Input
AUXCLKIN	ALT		I	Auxiliary Clock Input
GPIO134	0, 4, 8, 12		I/O	General-Purpose Input Output 134
EMIF2_D4	3		I/O	External memory interface 2 data line 4
SD2_D3	7	V18	I	SDFM-2 Channel 3 Data Input
ESC_GPO1	10		O	EtherCAT General-Purpose Output 1
ESC_TX1_DATA2	14		O	EtherCAT MII Transmit-1 Data-2
GPIO135	0, 4, 8, 12		I/O	General-Purpose Input Output 135
EMIF2_D3	3		I/O	External memory interface 2 data line 3
SCIA_TX	6		O	SCI-A Transmit Data
SD2_C3	7	U18	I	SDFM-2 Channel 3 Clock Input
ESC_GPO2	10		O	EtherCAT General-Purpose Output 2
ESC_TX1_DATA3	14		O	EtherCAT MII Transmit-1 Data-3
GPIO136	0, 4, 8, 12		I/O	General-Purpose Input Output 136
EMIF2_D2	3		I/O	External memory interface 2 data line 2
SCIA_RX	6		I	SCI-A Receive Data
SD2_D4	7	T17	I	SDFM-2 Channel 4 Data Input
ESC_GPO3	10		O	EtherCAT General-Purpose Output 3
ESC_RX1_DV	14		I	EtherCAT MII Receive-1 Data Valid
GPIO137	0, 4, 8, 12		I/O	General-Purpose Input Output 137
EPWM13A	1		O	ePWM-13 Output A (High-res available on ePWM1-8)
EMIF2_D1	3		I/O	External memory interface 2 data line 1
SCIB_TX	6		O	SCI-B Transmit Data
SD2_C4	7	T18	I	SDFM-2 Channel 4 Clock Input
ESC_GPO4	10		O	EtherCAT General-Purpose Output 4
ESC_RX1_CLK	14		I	EtherCAT MII Receive-1 Clock

**Table 4-1. Pin Attributes (continued)**

SIGNAL NAME	MUX POSITION	337	PIN TYPE	DESCRIPTION
GPIO138	0, 4, 8, 12	T19	I/O	General-Purpose Input Output 138
EPWM13B	1		O	ePWM-13 Output B (High-res available on ePWM1-8)
EMIF2_D0	3		I/O	External memory interface 2 data line 0
SCIB_RX	6		I	SCI-B Receive Data
ESC_GPO5	10		O	EtherCAT General-Purpose Output 5
ESC_RX1_ERR	14		I	EtherCAT MII Receive-1 Error
GPIO139	0, 4, 8, 12	N19	I/O	General-Purpose Input Output 139
EPWM14A	1		O	ePWM-14 Output A (High-res available on ePWM1-8)
SCIC_RX	6		I	SCI-C Receive Data
ESC_GPO6	10		O	EtherCAT General-Purpose Output 6
ESC_RX1_DATA0	14		I	EtherCAT MII Receive-1 Data-0
GPIO140	0, 4, 8, 12	M19	I/O	General-Purpose Input Output 140
EPWM14B	1		O	ePWM-14 Output B (High-res available on ePWM1-8)
SCIC_TX	6		O	SCI-C Transmit Data
ESC_GPO7	10		O	EtherCAT General-Purpose Output 7
ESC_RX1_DATA1	14		I	EtherCAT MII Receive-1 Data-1
GPIO141	0, 4, 8, 12	M18	I/O	General-Purpose Input Output 141
EPWM15A	1		O	ePWM-15 Output A (High-res available on ePWM1-8)
SCID_RX	6		I	SCI-D Receive Data
ESC_GPO8	10		O	EtherCAT General-Purpose Output 8
ESC_RX1_DATA2	14		I	EtherCAT MII Receive-1 Data-2
GPIO142	0, 4, 8, 12	L19	I/O	General-Purpose Input Output 142
EPWM15B	1		O	ePWM-15 Output B (High-res available on ePWM1-8)
SCID_TX	6		O	SCI-D Transmit Data
ESC_GPO9	10		O	EtherCAT General-Purpose Output 9
ESC_RX1_DATA3	14		I	EtherCAT MII Receive-1 Data-3
GPIO143	0, 4, 8, 12	F18	I/O	General-Purpose Input Output 143
EPWM16A	1		O	ePWM-16 Output A (High-res available on ePWM1-8)
ESC_GPO10	10		O	EtherCAT General-Purpose Output 10
ESC_LED_LINK0_ACTIVE	14		O	EtherCAT Link-0 Active
GPIO144	0, 4, 8, 12	F17	I/O	General-Purpose Input Output 144
EPWM16B	1		O	ePWM-16 Output B (High-res available on ePWM1-8)
ESC_GPO11	10		O	EtherCAT General-Purpose Output 11
ESC_LED_LINK1_ACTIVE	14		O	EtherCAT Link-1 Active
GPIO145	0, 4, 8, 12	E17	I/O	General-Purpose Input Output 145
EPWM1A	1		O	ePWM-1 Output A (High-res available on ePWM1-8)
ESC_GPO12	10		O	EtherCAT General-Purpose Output 12
ESC_LED_ERR	14		O	EtherCAT Error LED
GPIO146	0, 4, 8, 12	D18	I/O	General-Purpose Input Output 146
EPWM1B	1		O	ePWM-1 Output B (High-res available on ePWM1-8)
ESC_GPO13	10		O	EtherCAT General-Purpose Output 13
ESC_LED_RUN	14		O	EtherCAT Run LED
GPIO147	0, 4, 8, 12	D17	I/O	General-Purpose Input Output 147
EPWM2A	1		O	ePWM-2 Output A (High-res available on ePWM1-8)
ESC_GPO14	10		O	EtherCAT General-Purpose Output 14
ESC_LED_STATE_RUN	14		O	EtherCAT State Run

**Table 4-1. Pin Attributes (continued)**

SIGNAL NAME	MUX POSITION	337	PIN TYPE	DESCRIPTION
GPIO148	0, 4, 8, 12	D14	I/O	General-Purpose Input Output 148
EPWM2B	1		O	ePWM-2 Output B (High-res available on ePWM1-8)
ESC_GPO15	10		O	EtherCAT General-Purpose Output 15
ESC_PHY0_LINKSTATUS	14		I	EtherCAT PHY-0 Link Status
GPIO149	0, 4, 8, 12	A13	I/O	General-Purpose Input Output 149
EPWM3A	1		O	ePWM-3 Output A (High-res available on ePWM1-8)
ESC_GPO16	10		O	EtherCAT General-Purpose Output 16
ESC_PHY1_LINKSTATUS	14		I	EtherCAT PHY-1 Link Status
GPIO150	0, 4, 8, 12	B13	I/O	General-Purpose Input Output 150
EPWM3B	1		O	ePWM-3 Output B (High-res available on ePWM1-8)
ESC_GPO17	10		O	EtherCAT General-Purpose Output 17
ESC_I2C_SDA	14		I/OC	EtherCAT I2C Data
GPIO151	0, 4, 8, 12	C13	I/O	General-Purpose Input Output 151
EPWM4A	1		O	ePWM-4 Output A (High-res available on ePWM1-8)
ESC_GPO18	10		O	EtherCAT General-Purpose Output 18
ESC_I2C_SCL	14		I/OC	EtherCAT I2C Clock
GPIO152	0, 4, 8, 12	D13	I/O	General-Purpose Input Output 152
EPWM4B	1		O	ePWM-4 Output B (High-res available on ePWM1-8)
ESC_GPO19	10		O	EtherCAT General-Purpose Output 19
ESC_MDIO_CLK	14		O	EtherCAT MDIO Clock
GPIO153	0, 4, 8, 12	A12	I/O	General-Purpose Input Output 153
EPWM5A	1		O	ePWM-5 Output A (High-res available on ePWM1-8)
ESC_GPO20	10		O	EtherCAT General-Purpose Output 20
ESC_MDIO_DATA	14		I/O	EtherCAT MDIO Data
GPIO154	0, 4, 8, 12	B12	I/O	General-Purpose Input Output 154
EPWM5B	1		O	ePWM-5 Output B (High-res available on ePWM1-8)
ESC_GPO21	10		O	EtherCAT General-Purpose Output 21
ESC_PHY_CLK	14		O	EtherCAT PHY Clock
GPIO155	0, 4, 8, 12	C12	I/O	General-Purpose Input Output 155
EPWM6A	1		O	ePWM-6 Output A (High-res available on ePWM1-8)
ESC_GPO22	10		O	EtherCAT General-Purpose Output 22
ESC_PHY_RESETh	14		O	EtherCAT PHY Active Low Reset
GPIO156	0, 4, 8, 12	D12	I/O	General-Purpose Input Output 156
EPWM6B	1		O	ePWM-6 Output B (High-res available on ePWM1-8)
ESC_GPO23	10		O	EtherCAT General-Purpose Output 23
ESC_TX0_ENA	14		I/O	EtherCAT MII Transmit-0 Enable
GPIO157	0, 4, 8, 12	B10	I/O	General-Purpose Input Output 157
EPWM7A	1		O	ePWM-7 Output A (High-res available on ePWM1-8)
ESC_GPO24	10		O	EtherCAT General-Purpose Output 24
ESC_TX0_CLK	14		I	EtherCAT MII Transmit-0 Clock
GPIO158	0, 4, 8, 12	C10	I/O	General-Purpose Input Output 158
EPWM7B	1		O	ePWM-7 Output B (High-res available on ePWM1-8)
ESC_GPO25	10		O	EtherCAT General-Purpose Output 25
ESC_TX0_DATA0	14		O	EtherCAT MII Transmit-0 Data-0

**Table 4-1. Pin Attributes (continued)**

SIGNAL NAME	MUX POSITION	337	PIN TYPE	DESCRIPTION
GPIO159	0, 4, 8, 12	D10	I/O	General-Purpose Input Output 159
EPWM8A	1		O	ePWM-8 Output A (High-res available on ePWM1-8)
ESC_GPO26	10		O	EtherCAT General-Purpose Output 26
ESC_TX0_DATA1	14		O	EtherCAT MII Transmit-0 Data-1
GPIO160	0, 4, 8, 12	B9	I/O	General-Purpose Input Output 160
EPWM8B	1		O	ePWM-8 Output B (High-res available on ePWM1-8)
ESC_GPO27	10		O	EtherCAT General-Purpose Output 27
ESC_TX0_DATA2	14		O	EtherCAT MII Transmit-0 Data-2
GPIO161	0, 4, 8, 12	C9	I/O	General-Purpose Input Output 161
EPWM9A	1		O	ePWM-9 Output A (High-res available on ePWM1-8)
ESC_GPO28	10		O	EtherCAT General-Purpose Output 28
ESC_TX0_DATA3	14		O	EtherCAT MII Transmit-0 Data-3
GPIO162	0, 4, 8, 12	D9	I/O	General-Purpose Input Output 162
EPWM9B	1		O	ePWM-9 Output B (High-res available on ePWM1-8)
ESC_GPO29	10		O	EtherCAT General-Purpose Output 29
ESC_RX0_DV	14		I	EtherCAT MII Receive-0 Data Valid
GPIO163	0, 4, 8, 12	A8	I/O	General-Purpose Input Output 163
EPWM10A	1		O	ePWM-10 Output A (High-res available on ePWM1-8)
ESC_GPO30	10		O	EtherCAT General-Purpose Output 30
ESC_RX0_CLK	14		I	EtherCAT MII Receive-0 Clock
GPIO164	0, 4, 8, 12	B8	I/O	General-Purpose Input Output 164
EPWM10B	1		O	ePWM-10 Output B (High-res available on ePWM1-8)
ESC_GPO31	10		O	EtherCAT General-Purpose Output 31
ESC_RX0_ERR	14		I	EtherCAT MII Receive-0 Error
GPIO165	0, 4, 8, 12	C5	I/O	General-Purpose Input Output 165
EPWM11A	1		O	ePWM-11 Output A (High-res available on ePWM1-8)
MDXA	10		O	McBSP-A Transmit Serial Data
ESC_RX0_DATA0	14		I	EtherCAT MII Receive-0 Data-0
GPIO166	0, 4, 8, 12	D5	I/O	General-Purpose Input Output 166
EPWM11B	1		O	ePWM-11 Output B (High-res available on ePWM1-8)
MDRA	10		I	McBSP-A Receive Serial Data
ESC_RX0_DATA1	14		I	EtherCAT MII Receive-0 Data-1
GPIO167	0, 4, 8, 12	C4	I/O	General-Purpose Input Output 167
EPWM12A	1		O	ePWM-12 Output A (High-res available on ePWM1-8)
MCLKXA	10		O	McBSP-A Transmit Clock
ESC_RX0_DATA2	14		I	EtherCAT MII Receive-0 Data-2
GPIO168	0, 4, 8, 12	D4	I/O	General-Purpose Input Output 168
EPWM12B	1		O	ePWM-12 Output B (High-res available on ePWM1-8)
MFSXA	10		O	McBSP-A Transmit Frame Sync
ESC_RX0_DATA3	14		I	EtherCAT MII Receive-0 Data-3
<b>TEST, JTAG, AND RESET</b>				
ERRORSTS		U19	O	Error Status Output. When used, this signal requires an external pulldown.
FLT1		W12	I/O	Flash test pin 1. Reserved for TI. Must be left unconnected.
FLT2		V13	I/O	Flash test pin 2. Reserved for TI. Must be left unconnected.

**Table 4-1. Pin Attributes (continued)**

SIGNAL NAME	MUX POSITION	337	PIN TYPE	DESCRIPTION
NC		H4		No Connection. This pin is not internally connected to the device. This pin may be left open or connected to any voltage within the maximum operating conditions.
TCK		V15	I	JTAG test-mode select (TMS) with internal pullup. This serial control input is clocked into the TAP controller on the rising edge of TCK.
TDI		W13	I	JTAG test data input (TDI) with internal pullup. TDI is clocked into the selected register (instruction or data) on a rising edge of TCK.
TDO		W15	O	JTAG scan out, test data output (TDO). The contents of the selected register (instruction or data) are shifted out of TDO on the falling edge of TCK.
TMS		W14	I	JTAG test-mode select (TMS) with internal pullup. This serial control input is clocked into the TAP controller on the rising edge of TCK. An external pullup resistor (recommended 2.2 kΩ) on the TMS pin to VDDIO should be placed on the board to keep JTAG in reset during normal operation.
TRSTn		V14	I	JTAG test reset with internal pulldown. TRSTn, when driven high, gives the scan system control of the operations of the device. If this signal is driven low, the device operates in its functional mode, and the test reset signals are ignored. NOTE: TRST must be maintained low at all times during normal device operation. An external pulldown resistor is required on this pin. The value of this resistor should be based on drive strength of the debugger pods applicable to the design. A 2.2-kΩ or smaller resistor generally offers adequate protection. The value of the resistor is application-specific. TI recommends that each target board be validated for proper operation of the debugger and the application. This pin has an internal 50-ns (nominal) glitch filter.
X1		G19	I	Crystal oscillator input or single-ended clock input. The device initialization software must configure this pin before the crystal oscillator is enabled. To use this oscillator, a quartz crystal circuit must be connected to X1 and X2. This pin can also be used to feed a single-ended 3.3-V level clock.
X2		J19	O	Crystal oscillator output.
XRSn		F19	I/OD	Device Reset (in) and Watchdog Reset (out). During a power-on condition, this pin is driven low by the device. An external circuit may also drive this pin to assert a device reset. This pin is also driven low by the MCU when a watchdog reset occurs. During watchdog reset, the XRSn pin is driven low for the watchdog reset duration of 512 OSCCLK cycles. A resistor between 2.2 kΩ and 10 kΩ should be placed between XRSn and VDDIO. If a capacitor is placed between XRSn and VSS for noise filtering, it should be 100 nF or smaller. These values will allow the watchdog to properly drive the XRSn pin to VOL within 512 OSCCLK cycles when the watchdog reset is asserted. The output buffer of this pin is an open-drain with an internal pullup. If this pin is driven by an external device, it should be done using an open-drain device.
<b>POWER AND GROUND</b>				
VDD		E9, E11, F9, F11, G14, G15, J14, J15, K5, K6, P10, P13, R10, R13		1.2-V Digital Logic Power Pins. TI recommends placing a decoupling capacitor near each VDD pin with a minimum total capacitance of approximately 20 μF. The exact value of the decoupling capacitance should be determined by your system voltage regulation solution. A single 56Ω resistor (10% tolerance) should be placed between between VDD and VSS. This resistor provides a load to consume an internal VDD3VFL to VDD current source and avoid VDD voltage rising during low power device conditions.
VDD3VFL		R11, R12		3.3-V Flash power pin. Place a minimum 0.1-μF decoupling capacitor on each pin

**Table 4-1. Pin Attributes (continued)**

SIGNAL NAME	MUX POSITION	337	PIN TYPE	DESCRIPTION
VDDA		P6, R6		3.3-V Analog Power Pins. Place a minimum 2.2- $\mu$ F decoupling capacitor to VSSA on each pin.
VDDIO		A9, A18, B1, E7, E10, E13, F7, F10, F13, G5, G6, H5, H6, L14, L15, M1, M5, M6, N14, N15, P9, R9, V19, W8, F4, G4, E16, F16		3.3-V Digital I/O Power Pins. Place a minimum 0.1- $\mu$ F decoupling capacitor on each pin.
VDDOSC		H16, H17		Power pins for the 3.3-V on-chip crystal oscillator (X1 and X2) and the two zero-pin internal oscillators (INTOSC). Place a 0.1- $\mu$ F (minimum) decoupling capacitor on each pin.
VSS		A1, A10, A19, E5, E6, E8, E12, E14, E15, F5, F6, F8, F12, F14, F15, G16, G17, H8, H9, H10, H11, H12, H14, H15, J5, J6, J8, J9, J10, J11, J12, K8, K9, K10, K11, K12, K14, K15, L5, L6, L8, L9, L10, L11, L12, L18, M8, M9, M10, M11, M12, M14, M15, N1, N5, N6, P7, P8, P11, P12, P14, P15, R7, R8, R14, R15, W7, W19		Digital Ground



**Table 4-1. Pin Attributes (continued)**

SIGNAL NAME	MUX POSITION	337	PIN TYPE	DESCRIPTION
VSSA		P1, P5, R5, V7, W1		Analog Ground
VSSOSC		H18, H19		Crystal oscillator (X1 and X2) ground pin. When using an external crystal, do not connect this pin to the board ground. Instead, connect it to the ground reference of the external crystal oscillator circuit. If an external crystal is not used, this pin may be connected to the board ground.

### 4.3 Signal Descriptions

#### 4.3.1 Analog Signals

**Table 4-2. Analog Signals**

SIGNAL NAME	DESCRIPTION	PIN TYPE	GPIO	337 BGA
ADCIN14	Input 14 to all ADCs. This pin can be used as a general purpose ADCIN pin or it can be used to calibrate all ADCs together (either single-ended or differential) from an external reference	I		T4
ADCIN15	Input 15 to all ADCs. This pin can be used as a general purpose ADCIN pin or it can be used to calibrate all ADCs together (either single-ended or differential) from an external reference	I		U4
ADCINA0	ADC-A Input 0. There is a 50-kΩ internal pulldown on this pin in both an ADC input or DAC output mode which cannot be disabled.	I		U1
ADCINA1	ADC-A Input 1. There is a 50-kΩ internal pulldown on this pin in both an ADC input or DAC output mode which cannot be disabled.	I		T1
ADCINA2	ADC-A Input 2	I		U2
ADCINA3	ADC-A Input 3	I		T2
ADCINA4	ADC-A Input 4	I		U3
ADCINA5	ADC-A Input 5	I		T3
ADCINB0	ADC-B Input 0. There is a 100-pF capacitor to VSSA on this pin whether used for ADC input or DAC reference which cannot be disabled. If this pin is being used as a reference for the on-chip DACs, place at least a 1-μF capacitor on this pin.	I		V2
ADCINB1	ADC-B Input 1. There is a 50-kΩ internal pulldown on this pin in both an ADC input or DAC output mode which cannot be disabled.	I		W2
ADCINB2	ADC-B Input 2	I		V3
ADCINB3	ADC-B Input 3	I		W3
ADCINB4	ADC-B Input 4	I		V4
ADCINB5	ADC-B Input 5	I		W4
ADCINC2	ADC-C Input 2	I		R3
ADCINC3	ADC-C Input 3	I		P3
ADCINC4	ADC-C Input 4	I		R4
ADCINC5	ADC-C Input 5	I		P4
ADCIND0	ADC-D Input 0	I		T5
ADCIND1	ADC-D Input 1	I		U5
ADCIND2	ADC-D Input 2	I		T6
ADCIND3	ADC-D Input 3	I		U6
ADCIND4	ADC-D Input 4	I		T7
ADCIND5	ADC-D Input 5	I		U7
CMPIN1N	Comparator 1 negative input	I		T2
CMPIN1P	Comparator 1 positive input	I		U2
CMPIN2N	Comparator 2 negative input	I		T3
CMPIN2P	Comparator 2 positive input	I		U3
CMPIN3N	Comparator 3 negative input	I		W3
CMPIN3P	Comparator 3 positive input	I		V3
CMPIN4N	Comparator 4 negative input	I		U4
CMPIN4P	Comparator 4 positive input	I		T4
CMPIN5N	Comparator 5 negative input	I		P4

**Table 4-2. Analog Signals (continued)**

SIGNAL NAME	DESCRIPTION	PIN TYPE	GPIO	337 BGA
CMPIN5P	Comparator 5 positive input	I		R4
CMPIN6N	Comparator 6 negative input	I		P3
CMPIN6P	Comparator 6 positive input	I		R3
CMPIN7N	Comparator 7 negative input	I		U5
CMPIN7P	Comparator 7 positive input	I		T5
CMPIN8N	Comparator 8 negative input	I		U6
CMPIN8P	Comparator 8 positive input	I		T6
DACOUTA	Buffered DAC-A Output.	O		U1
DACOUTB	Buffered DAC-B Output.	O		T1
DACOUTC	Buffered DAC-C Output.	O		W2
VDAC	Optional external reference voltage for on-chip DACs.	I		V2
VREFHIA	ADC-A high reference. This voltage must be driven into the pin from external circuitry. Place at least a 2.2- $\mu$ F capacitor on this pin for the 12-bit mode, or at least a 22- $\mu$ F capacitor for the 16-bit mode. This capacitor should be placed as close to the device as possible between the VREFHIA and VREFLOA pins. NOTE: Do not load this pin externally	I		V1
VREFHIB	ADC-B high reference. This voltage must be driven into the pin from external circuitry. Place at least a 2.2- $\mu$ F capacitor on this pin for the 12-bit mode, or at least a 22- $\mu$ F capacitor for the 16-bit mode. This capacitor should be placed as close to the device as possible between the VREFHIB and VREFLOB pins. NOTE: Do not load this pin externally	I		W5
VREFHIC	ADC-C high reference. This voltage must be driven into the pin from external circuitry. Place at least a 2.2- $\mu$ F capacitor on this pin for the 12-bit mode, or at least a 22- $\mu$ F capacitor for the 16-bit mode. This capacitor should be placed as close to the device as possible between the VREFHIC and VREFLOC pins. NOTE: Do not load this pin externally	I		R1
VREFHID	ADC-D high reference. This voltage must be driven into the pin from external circuitry. Place at least a 2.2- $\mu$ F capacitor on this pin for the 12-bit mode, or at least a 22- $\mu$ F capacitor for the 16-bit mode. This capacitor should be placed as close to the device as possible between the VREFHID and VREFLOD pins. NOTE: Do not load this pin externally	I		V5
VREFLOA	ADC-A Low Reference	I		R2
VREFLOB	ADC-B Low Reference	I		V6
VREFLOC	ADC-C Low Reference	I		P2
VREFLOD	ADC-D Low Reference	I		W6

### 4.3.2 Digital Signals

Table 4-3. Digital Signals

SIGNAL NAME	DESCRIPTION	PIN TYPE	GPIO	337 BGA
ADCSOCAO	ADC Start of Conversion A Output for External ADC (from ePWM modules)	O	8	G2
ADCSOCBO	ADC Start of Conversion B Output for External ADC (from ePWM modules)	O	10	B2
AUXCLKIN	Auxiliary Clock Input	I	133	G18
CANA_RX	CAN-A Receive	I	18, 30, 36, 5, 61, 62, 70	A17, D7, E3, J17, L16, T11, V16
CANA_TX	CAN-A Transmit	O	19, 31, 37, 4, 62, 63, 71	B17, C7, E4, J16, J17, U11, U16
CANB_RX	CAN-B Receive	I	10, 13, 17, 21, 39, 7, 73	A16, B2, B6, D1, E2, F3, W17
CANB_TX	CAN-B Transmit	O	12, 16, 20, 38, 6, 72, 8	A6, B16, C2, E1, F2, G2, T16
CLB_OUTPUTXBAR1	CLB Output X-BAR Output 1	O	32, 91	B5, U13
CLB_OUTPUTXBAR2	CLB Output X-BAR Output 2	O	33, 92	A4, T13
CLB_OUTPUTXBAR3	CLB Output X-BAR Output 3	O	34, 93	B4, U14
CLB_OUTPUTXBAR4	CLB Output X-BAR Output 4	O	35, 94	A3, T14
CLB_OUTPUTXBAR5	CLB Output X-BAR Output 5	O	36, 95	B3, V16
CLB_OUTPUTXBAR6	CLB Output X-BAR Output 6	O	37, 96	C3, U16
CLB_OUTPUTXBAR7	CLB Output X-BAR Output 7	O	38, 97	A2, T16
CLB_OUTPUTXBAR8	CLB Output X-BAR Output 8	O	39, 98	F1, W17
CM-I2CA_SCL	CM-I2C-A Open-Drain Bidirectional Clock	I/OD	1, 105, 32	D8, J3, U13
CM-I2CA_SDA	CM-I2C-A Open-Drain Bidirectional Data	I/OD	0, 104, 31	C8, J2, U11
EMIF1_CAS	External memory interface 1 column address strobe	O	23, 86, 89	C11, D6, K4
EMIF1_CLK	External memory interface 1 clock	O	30	T11
EMIF1_OEn	External memory interface 1 output enable	O	32, 37	U13, U16
EMIF1_RAS	External memory interface 1 row address strobe	O	22, 87, 90	A5, D11, J4
EMIF1_RNW	External memory interface 1 read not write	O	31, 33	T13, U11
EMIF1_SDCKE	External memory interface 1 SDRAM clock enable	O	29	W11
EMIF1_WAIT	External memory interface 1 Asynchronous SRAM WAIT	I	36	V16
EMIF1_WEn	External memory interface 1 write enable	O	31	U11
EMIF2_CAS	External memory interface 2 column address strobe	O	113	N4
EMIF2_CLK	External memory interface 2 clock	O	118	T12
EMIF2_OEn	External memory interface 2 output enable	O	121	W16
EMIF2_RAS	External memory interface 2 row address strobe	O	114	N3
EMIF2_RNW	External memory interface 2 read not write	O	119	T15
EMIF2_SDCKE	External memory interface 2 SDRAM clock enable	O	117	U12
EMIF2_WAIT	External memory interface 2 Asynchronous SRAM WAIT	I	110	M2
EMIF2_WEn	External memory interface 2 write enable	O	120	U15

**Table 4-3. Digital Signals (continued)**

SIGNAL NAME	DESCRIPTION	PIN TYPE	GPIO	337 BGA
EMIF1_A0	External memory interface 1 address line 0	O	35, 38	T14, T16
EMIF1_A1	External memory interface 1 address line 1	O	36, 39	V16, W17
EMIF1_A2	External memory interface 1 address line 2	O	37, 40	U16, V17
EMIF1_A3	External memory interface 1 address line 3	O	38, 41	T16, U17
EMIF1_A4	External memory interface 1 address line 4	O	39, 44	K18, W17
EMIF1_A5	External memory interface 1 address line 5	O	45, 49	K19, R17
EMIF1_A6	External memory interface 1 address line 6	O	46, 50	E19, R18
EMIF1_A7	External memory interface 1 address line 7	O	47, 51	E18, R19
EMIF1_A8	External memory interface 1 address line 8	O	48, 52	P16, R16
EMIF1_A9	External memory interface 1 address line 9	O	49, 53	P17, R17
EMIF1_A10	External memory interface 1 address line 10	O	50, 54	P18, R18
EMIF1_A11	External memory interface 1 address line 11	O	51	R19
EMIF1_A12	External memory interface 1 address line 12	O	52	P16
EMIF1_A13	External memory interface 1 address line 13	O	86	C11
EMIF1_A14	External memory interface 1 address line 14	O	87	D11
EMIF1_A15	External memory interface 1 address line 15	O	88	C6
EMIF1_A16	External memory interface 1 address line 16	O	89	D6
EMIF1_A17	External memory interface 1 address line 17	O	90	A5
EMIF1_A18	External memory interface 1 address line 18	O	91	B5
EMIF1_A19	External memory interface 1 address line 19	O	92	A4
EMIF1_BA0	External memory interface 1 bank address 0	O	20, 33, 93	B4, F2, T13
EMIF1_BA1	External memory interface 1 bank address 1	O	21, 34, 92, 94	A3, A4, F3, U14
EMIF1_CS0n	External memory interface 1 chip select 0	O	32	U13
EMIF1_CS2n	External memory interface 1 chip select 2	O	18, 28, 34	E3, U14, V11
EMIF1_CS3n	External memory interface 1 chip select 3	O	19, 29, 35	E4, T14, W11
EMIF1_CS4n	External memory interface 1 chip select 4	O	28, 30	T11, V11
EMIF1_D0	External memory interface 1 data line 0	I/O	55, 85	B11, P19
EMIF1_D1	External memory interface 1 data line 1	I/O	56, 83	C14, N16
EMIF1_D2	External memory interface 1 data line 2	I/O	57, 82	B14, N18
EMIF1_D3	External memory interface 1 data line 3	I/O	58, 81	A14, N17
EMIF1_D4	External memory interface 1 data line 4	I/O	59, 80	D15, M16
EMIF1_D5	External memory interface 1 data line 5	I/O	60, 79	C15, M17
EMIF1_D6	External memory interface 1 data line 6	I/O	61, 78	B15, L16
EMIF1_D7	External memory interface 1 data line 7	I/O	62, 77	A15, J17
EMIF1_D8	External memory interface 1 data line 8	I/O	76	C16
EMIF1_D9	External memory interface 1 data line 9	I/O	75	D16
EMIF1_D10	External memory interface 1 data line 10	I/O	74	C17
EMIF1_D11	External memory interface 1 data line 11	I/O	73	A16
EMIF1_D12	External memory interface 1 data line 12	I/O	72	B16
EMIF1_D13	External memory interface 1 data line 13	I/O	71	B17
EMIF1_D14	External memory interface 1 data line 14	I/O	70	A17
EMIF1_D15	External memory interface 1 data line 15	I/O	69	B18
EMIF1_D16	External memory interface 1 data line 16	I/O	68	C18
EMIF1_D17	External memory interface 1 data line 17	I/O	67	B19

**Table 4-3. Digital Signals (continued)**

SIGNAL NAME	DESCRIPTION	PIN TYPE	GPIO	337 BGA
EMIF1_D18	External memory interface 1 data line 18	I/O	66	K17
EMIF1_D19	External memory interface 1 data line 19	I/O	65	K16
EMIF1_D20	External memory interface 1 data line 20	I/O	64	L17
EMIF1_D21	External memory interface 1 data line 21	I/O	63	J16
EMIF1_D22	External memory interface 1 data line 22	I/O	62	J17
EMIF1_D23	External memory interface 1 data line 23	I/O	61	L16
EMIF1_D24	External memory interface 1 data line 24	I/O	60	M17
EMIF1_D25	External memory interface 1 data line 25	I/O	59	M16
EMIF1_D26	External memory interface 1 data line 26	I/O	58	N17
EMIF1_D27	External memory interface 1 data line 27	I/O	57	N18
EMIF1_D28	External memory interface 1 data line 28	I/O	56	N16
EMIF1_D29	External memory interface 1 data line 29	I/O	55	P19
EMIF1_D30	External memory interface 1 data line 30	I/O	54	P18
EMIF1_D31	External memory interface 1 data line 31	I/O	53	P17
EMIF1_DQM0	External memory interface 1 Input/output mask for byte 0	O	24, 88, 92	A4, C6, K3
EMIF1_DQM1	External memory interface 1 Input/output mask for byte 1	O	25, 88, 89	C6, D6, K2
EMIF1_DQM2	External memory interface 1 Input/output mask for byte 2	O	26, 90, 91	A5, B5, K1
EMIF1_DQM3	External memory interface 1 Input/output mask for byte 3	O	27, 87, 91	B5, D11, L1
EMIF2_A0	External memory interface 2 address line 0	O	98	F1
EMIF2_A1	External memory interface 2 address line 1	O	99	G1
EMIF2_A2	External memory interface 2 address line 2	O	100	H1
EMIF2_A3	External memory interface 2 address line 3	O	101	H2
EMIF2_A4	External memory interface 2 address line 4	O	102	H3
EMIF2_A5	External memory interface 2 address line 5	O	103	J1
EMIF2_A6	External memory interface 2 address line 6	O	104	J2
EMIF2_A7	External memory interface 2 address line 7	O	105	J3
EMIF2_A8	External memory interface 2 address line 8	O	106	L2
EMIF2_A9	External memory interface 2 address line 9	O	107	L3
EMIF2_A10	External memory interface 2 address line 10	O	108	L4
EMIF2_A11	External memory interface 2 address line 11	O	109	N2
EMIF2_A12	External memory interface 2 address line 12	O	95	B3
EMIF2_BA0	External memory interface 2 bank address 0	O	111	M4
EMIF2_BA1	External memory interface 2 bank address 1	O	112	M3
EMIF2_CS0n	External memory interface 2 chip select 0	O	115	V12
EMIF2_CS2n	External memory interface 2 chip select 2	O	116	W10
EMIF2_D0	External memory interface 2 data line 0	I/O	138, 68	C18, T19
EMIF2_D1	External memory interface 2 data line 1	I/O	137, 67	B19, T18
EMIF2_D2	External memory interface 2 data line 2	I/O	136, 66	K17, T17
EMIF2_D3	External memory interface 2 data line 3	I/O	135, 65	K16, U18
EMIF2_D4	External memory interface 2 data line 4	I/O	134, 64	L17, V18
EMIF2_D5	External memory interface 2 data line 5	I/O	132, 63	J16, W18
EMIF2_D6	External memory interface 2 data line 6	I/O	131, 62	J17, V10
EMIF2_D7	External memory interface 2 data line 7	I/O	130, 61	L16, U10
EMIF2_D8	External memory interface 2 data line 8	I/O	129, 60	M17, T10
EMIF2_D9	External memory interface 2 data line 9	I/O	128, 59	M16, W9
EMIF2_D10	External memory interface 2 data line 10	I/O	127, 58	N17, V9

**Table 4-3. Digital Signals (continued)**

SIGNAL NAME	DESCRIPTION	PIN TYPE	GPIO	337 BGA
EMIF2_D11	External memory interface 2 data line 11	I/O	126, 57	N18, U9
EMIF2_D12	External memory interface 2 data line 12	I/O	125, 56	N16, T9
EMIF2_D13	External memory interface 2 data line 13	I/O	124, 55	P19, V8
EMIF2_D14	External memory interface 2 data line 14	I/O	123, 54	P18, U8
EMIF2_D15	External memory interface 2 data line 15	I/O	122, 53	P17, T8
EMIF2_DQM0	External memory interface 2 Input/output mask for byte 0	O	97	A2
EMIF2_DQM1	External memory interface 2 Input/output mask for byte 1	O	96	C3
ENET_MDIO_CLK	EMAC management data clock, Output in MII/RMII modes, Input in RevMII mode	I/O	105, 42	D19, J3
ENET_MDIO_DATA	EMAC management data	I/O	106, 43	C19, L2
ENET_MII_COL	EMAC MII collision detect	I	110, 35, 39, 41	M2, T14, U17, W17
ENET_MII_CRS	EMAC MII carrier sense	I	109, 34, 38, 40	N2, T16, U14, V17
ENET_MII_INTR	EMAC PHY interrupt, Input in MII/RMII mode, Output in RevMII mode	I/O	108, 68	C18, L4
ENET_MII_RX_CLK	EMAC MII receive clock	I	111, 49, 67, 69	B18, B19, M4, R17
ENET_MII_RX_DATA0	EMAC MII / RMII receive data 0	I	114, 52, 63, 66, 71	B17, J16, K17, N3, P16
ENET_MII_RX_DATA1	EMAC MII / RMII receive data 1	I	115, 53, 64, 72	B16, L17, P17, V12
ENET_MII_RX_DATA2	EMAC MII receive data 2	I	116, 54, 65	K16, P18, W10
ENET_MII_RX_DATA3	EMAC MII receive data 3	I	117, 55, 66	K17, P19, U12
ENET_MII_RX_DV	EMAC MII receive data valid (or) RMII carrier sense/ receive data valid	I	112, 38, 50, 64, 70	A17, L17, M3, R18, T16
ENET_MII_RX_ERR	EMAC MII / RMII receive error	I	113, 39, 51, 65, 71, 76	B17, C16, K16, N4, R19, W17
ENET_MII_TX_CLK	EMAC MII transmit clock	I	120, 44, 58	K18, N17, U15
ENET_MII_TX_DATA0	EMAC MII / RMII transmit data 0	O	121, 59, 75	D16, M16, W16
ENET_MII_TX_DATA1	EMAC MII / RMII transmit data 1	O	122, 60, 74	C17, M17, T8
ENET_MII_TX_DATA2	EMAC MII transmit data 2	O	123, 61, 73	A16, L16, U8
ENET_MII_TX_DATA3	EMAC MII transmit data 3	O	124, 62, 72	B16, J17, V8
ENET_MII_TX_EN	EMAC MII / RMII transmit enable	O	118, 45, 56, 69	B18, K19, N16, T12
ENET_MII_TX_ERR	EMAC MII transmit error	O	119, 46, 57	E19, N18, T15
ENET_PPS0	EMAC Pulse Per Second Output 0	O	47	E18
ENET_PPS1	EMAC Pulse Per Second Output 1	O	48	R16
ENET_REVMII_MDIO_RST	EMAC REVMII MDIO reset	I	107, 41, 67	B19, L3, U17
ENET_RMII_CLK	EMAC RMII clock	I/O	73	A16
EPWM10A	ePWM-10 Output A (High-res available on ePWM1-8)	O	163, 18	A8, E3
EPWM10B	ePWM-10 Output B (High-res available on ePWM1-8)	O	164, 19	B8, E4

**Table 4-3. Digital Signals (continued)**

SIGNAL NAME	DESCRIPTION	PIN TYPE	GPIO	337 BGA
EPWM11A	ePWM-11 Output A (High-res available on ePWM1-8)	O	165, 20	C5, F2
EPWM11B	ePWM-11 Output B (High-res available on ePWM1-8)	O	166, 21	D5, F3
EPWM12A	ePWM-12 Output A (High-res available on ePWM1-8)	O	167, 22	C4, J4
EPWM12B	ePWM-12 Output B (High-res available on ePWM1-8)	O	168, 23	D4, K4
EPWM13A	ePWM-13 Output A (High-res available on ePWM1-8)	O	137, 24	K3, T18
EPWM13B	ePWM-13 Output B (High-res available on ePWM1-8)	O	138, 25	K2, T19
EPWM14A	ePWM-14 Output A (High-res available on ePWM1-8)	O	139, 26	K1, N19
EPWM14B	ePWM-14 Output B (High-res available on ePWM1-8)	O	140, 27	L1, M19
EPWM15A	ePWM-15 Output A (High-res available on ePWM1-8)	O	141, 28	M18, V11
EPWM15B	ePWM-15 Output B (High-res available on ePWM1-8)	O	142, 29	L19, W11
EPWM16A	ePWM-16 Output A (High-res available on ePWM1-8)	O	143, 30	F18, T11
EPWM16B	ePWM-16 Output B (High-res available on ePWM1-8)	O	144, 31	F17, U11
EPWM1A	ePWM-1 Output A (High-res available on ePWM1-8)	O	0, 145	C8, E17
EPWM1B	ePWM-1 Output B (High-res available on ePWM1-8)	O	1, 146	D18, D8
EPWM2A	ePWM-2 Output A (High-res available on ePWM1-8)	O	147, 2	A7, D17
EPWM2B	ePWM-2 Output B (High-res available on ePWM1-8)	O	148, 3	B7, D14
EPWM3A	ePWM-3 Output A (High-res available on ePWM1-8)	O	149, 4	A13, C7
EPWM3B	ePWM-3 Output B (High-res available on ePWM1-8)	O	150, 5	B13, D7
EPWM4A	ePWM-4 Output A (High-res available on ePWM1-8)	O	151, 6	A6, C13
EPWM4B	ePWM-4 Output B (High-res available on ePWM1-8)	O	152, 7	B6, D13
EPWM5A	ePWM-5 Output A (High-res available on ePWM1-8)	O	153, 8	A12, G2
EPWM5B	ePWM-5 Output B (High-res available on ePWM1-8)	O	154, 9	B12, G3
EPWM6A	ePWM-6 Output A (High-res available on ePWM1-8)	O	10, 155	B2, C12
EPWM6B	ePWM-6 Output B (High-res available on ePWM1-8)	O	11, 156	C1, D12
EPWM7A	ePWM-7 Output A (High-res available on ePWM1-8)	O	12, 157	B10, C2
EPWM7B	ePWM-7 Output B (High-res available on ePWM1-8)	O	13, 158	C10, D1
EPWM8A	ePWM-8 Output A (High-res available on ePWM1-8)	O	14, 159	D10, D2
EPWM8B	ePWM-8 Output B (High-res available on ePWM1-8)	O	15, 160	B9, D3
EPWM9A	ePWM-9 Output A (High-res available on ePWM1-8)	O	16, 161	C9, E1
EPWM9B	ePWM-9 Output B (High-res available on ePWM1-8)	O	162, 17	D9, E2
EQEP1_A	eQEP-1 Input A	I	10, 20, 50, 96	B2, C3, F2, R18
EQEP1_B	eQEP-1 Input B	I	11, 21, 51, 97	A2, C1, F3, R19
EQEP1_INDEX	eQEP-1 Index	I/O	13, 23, 53, 99	D1, G1, K4, P17
EQEP1_STROBE	eQEP-1 Strobe	I/O	12, 22, 52, 98	C2, F1, J4, P16
EQEP2_A	eQEP-2 Input A	I	100, 24, 54, 78	B15, H1, K3, P18
EQEP2_B	eQEP-2 Input B	I	101, 25, 55, 79	C15, H2, K2, P19
EQEP2_INDEX	eQEP-2 Index	I/O	103, 26, 57, 81	A14, J1, K1, N18
EQEP2_STROBE	eQEP-2 Strobe	I/O	102, 27, 56, 80	D15, H3, L1, N16
EQEP3_A	eQEP-3 Input A	I	104, 28, 6, 62	A6, J17, J2, V11
EQEP3_B	eQEP-3 Input B	I	105, 29, 63, 7	B6, J16, J3, W11



**Table 4-3. Digital Signals (continued)**

SIGNAL NAME	DESCRIPTION	PIN TYPE	GPIO	337 BGA
EQEP3_INDEX	eQEP-3 Index	I/O	107, 31, 65, 9	G3, K16, L3, U11
EQEP3_STROBE	eQEP-3 Strobe	I/O	106, 30, 64, 8	G2, L17, L2, T11
ESC_GPIO0	EtherCAT General-Purpose Input 0	I	0, 100	C8, H1
ESC_GPIO1	EtherCAT General-Purpose Input 1	I	1, 101	D8, H2
ESC_GPIO2	EtherCAT General-Purpose Input 2	I	102, 2	A7, H3
ESC_GPIO3	EtherCAT General-Purpose Input 3	I	103, 3	B7, J1
ESC_GPIO4	EtherCAT General-Purpose Input 4	I	104, 4	C7, J2
ESC_GPIO5	EtherCAT General-Purpose Input 5	I	105, 5	D7, J3
ESC_GPIO6	EtherCAT General-Purpose Input 6	I	106, 6	A6, L2
ESC_GPIO7	EtherCAT General-Purpose Input 7	I	107, 7	B6, L3
ESC_GPIO8	EtherCAT General-Purpose Input 8	I	108	L4
ESC_GPIO9	EtherCAT General-Purpose Input 9	I	109	N2
ESC_GPIO10	EtherCAT General-Purpose Input 10	I	110	M2
ESC_GPIO11	EtherCAT General-Purpose Input 11	I	111	M4
ESC_GPIO12	EtherCAT General-Purpose Input 12	I	112	M3
ESC_GPIO13	EtherCAT General-Purpose Input 13	I	113	N4
ESC_GPIO14	EtherCAT General-Purpose Input 14	I	114	N3
ESC_GPIO15	EtherCAT General-Purpose Input 15	I	115	V12
ESC_GPIO16	EtherCAT General-Purpose Input 16	I	116	W10
ESC_GPIO17	EtherCAT General-Purpose Input 17	I	117	U12
ESC_GPIO18	EtherCAT General-Purpose Input 18	I	118	T12
ESC_GPIO19	EtherCAT General-Purpose Input 19	I	119	T15
ESC_GPIO20	EtherCAT General-Purpose Input 20	I	120	U15
ESC_GPIO21	EtherCAT General-Purpose Input 21	I	121	W16
ESC_GPIO22	EtherCAT General-Purpose Input 22	I	122	T8
ESC_GPIO23	EtherCAT General-Purpose Input 23	I	123	U8
ESC_GPIO24	EtherCAT General-Purpose Input 24	I	124	V8
ESC_GPIO25	EtherCAT General-Purpose Input 25	I	125	T9
ESC_GPIO26	EtherCAT General-Purpose Input 26	I	126	U9
ESC_GPIO27	EtherCAT General-Purpose Input 27	I	127	V9
ESC_GPIO28	EtherCAT General-Purpose Input 28	I	128	W9
ESC_GPIO29	EtherCAT General-Purpose Input 29	I	129	T10
ESC_GPIO30	EtherCAT General-Purpose Input 30	I	130	U10
ESC_GPIO31	EtherCAT General-Purpose Input 31	I	131	V10
ESC_GPO0	EtherCAT General-Purpose Output 0	O	132, 8	G2, W18
ESC_GPO1	EtherCAT General-Purpose Output 1	O	134, 9	G3, V18
ESC_GPO2	EtherCAT General-Purpose Output 2	O	10, 135	B2, U18
ESC_GPO3	EtherCAT General-Purpose Output 3	O	11, 136	C1, T17
ESC_GPO4	EtherCAT General-Purpose Output 4	O	12, 137	C2, T18
ESC_GPO5	EtherCAT General-Purpose Output 5	O	13, 138	D1, T19
ESC_GPO6	EtherCAT General-Purpose Output 6	O	139, 14	D2, N19
ESC_GPO7	EtherCAT General-Purpose Output 7	O	140, 15	D3, M19
ESC_GPO8	EtherCAT General-Purpose Output 8	O	141	M18
ESC_GPO9	EtherCAT General-Purpose Output 9	O	142	L19
ESC_GPO10	EtherCAT General-Purpose Output 10	O	143	F18
ESC_GPO11	EtherCAT General-Purpose Output 11	O	144	F17

**Table 4-3. Digital Signals (continued)**

SIGNAL NAME	DESCRIPTION	PIN TYPE	GPIO	337 BGA
ESC_GPO12	EtherCAT General-Purpose Output 12	O	145	E17
ESC_GPO13	EtherCAT General-Purpose Output 13	O	146	D18
ESC_GPO14	EtherCAT General-Purpose Output 14	O	147	D17
ESC_GPO15	EtherCAT General-Purpose Output 15	O	148	D14
ESC_GPO16	EtherCAT General-Purpose Output 16	O	149	A13
ESC_GPO17	EtherCAT General-Purpose Output 17	O	150	B13
ESC_GPO18	EtherCAT General-Purpose Output 18	O	151	C13
ESC_GPO19	EtherCAT General-Purpose Output 19	O	152	D13
ESC_GPO20	EtherCAT General-Purpose Output 20	O	153	A12
ESC_GPO21	EtherCAT General-Purpose Output 21	O	154	B12
ESC_GPO22	EtherCAT General-Purpose Output 22	O	155	C12
ESC_GPO23	EtherCAT General-Purpose Output 23	O	156	D12
ESC_GPO24	EtherCAT General-Purpose Output 24	O	157	B10
ESC_GPO25	EtherCAT General-Purpose Output 25	O	158	C10
ESC_GPO26	EtherCAT General-Purpose Output 26	O	159	D10
ESC_GPO27	EtherCAT General-Purpose Output 27	O	160	B9
ESC_GPO28	EtherCAT General-Purpose Output 28	O	161	C9
ESC_GPO29	EtherCAT General-Purpose Output 29	O	162	D9
ESC_GPO30	EtherCAT General-Purpose Output 30	O	163	A8
ESC_GPO31	EtherCAT General-Purpose Output 31	O	164	B8
ESC_I2C_SCL	EtherCAT I2C Clock	I/OC	151, 30, 41	C13, T11, U17
ESC_I2C_SDA	EtherCAT I2C Data	I/OC	150, 29, 40	B13, V17, W11
ESC_LATCH0	EtherCAT LatchSignal Input 0	I	125, 29, 34	T9, U14, W11
ESC_LATCH1	EtherCAT LatchSignal Input 1	I	126, 30, 35	T11, T14, U9
ESC_LED_ERR	EtherCAT Error LED	O	145, 60	E17, M17
ESC_LED_LINK0_ACTIVE	EtherCAT Link-0 Active	O	143, 58	F18, N17
ESC_LED_LINK1_ACTIVE	EtherCAT Link-1 Active	O	144, 59	F17, M16
ESC_LED_RUN	EtherCAT Run LED	O	146, 61	D18, L16
ESC_LED_STATE_RUN	EtherCAT State Run	O	147, 62	D17, J17
ESC_MDIO_CLK	EtherCAT MDIO Clock	O	152, 26, 46	D13, E19, K1
ESC_MDIO_DATA	EtherCAT MDIO Data	I/O	153, 27, 47	A12, E18, L1
ESC_PHY0_LINKSTATUS	EtherCAT PHY-0 Link Status	I	148, 86	C11, D14
ESC_PHY1_LINKSTATUS	EtherCAT PHY-1 Link Status	I	149, 68	A13, C18
ESC_PHY_CLK	EtherCAT PHY Clock	O	154, 48	B12, R16
ESC_PHY_RESETh	EtherCAT PHY Active Low Reset	O	155, 76	C12, C16
ESC_RX0_CLK	EtherCAT MII Receive-0 Clock	I	163, 77	A15, A8
ESC_RX0_DV	EtherCAT MII Receive-0 Data Valid	I	162, 78	B15, D9
ESC_RX0_ERR	EtherCAT MII Receive-0 Error	I	164, 79	B8, C15
ESC_RX1_CLK	EtherCAT MII Receive-1 Clock	I	137, 69	B18, T18
ESC_RX1_DV	EtherCAT MII Receive-1 Data Valid	I	136, 70	A17, T17
ESC_RX1_ERR	EtherCAT MII Receive-1 Error	I	138, 71	B17, T19
ESC_RX0_DATA0	EtherCAT MII Receive-0 Data-0	I	165, 80	C5, D15
ESC_RX0_DATA1	EtherCAT MII Receive-0 Data-1	I	166, 81	A14, D5

**Table 4-3. Digital Signals (continued)**

SIGNAL NAME	DESCRIPTION	PIN TYPE	GPIO	337 BGA
ESC_RX0_DATA2	EtherCAT MII Receive-0 Data-2	I	167, 82	B14, C4
ESC_RX0_DATA3	EtherCAT MII Receive-0 Data-3	I	168, 83	C14, D4
ESC_RX1_DATA0	EtherCAT MII Receive-1 Data-0	I	139, 63	J16, N19
ESC_RX1_DATA1	EtherCAT MII Receive-1 Data-1	I	140, 64	L17, M19
ESC_RX1_DATA2	EtherCAT MII Receive-1 Data-2	I	141, 65	K16, M18
ESC_RX1_DATA3	EtherCAT MII Receive-1 Data-3	I	142, 66	K17, L19
ESC_SYNC0	EtherCAT SyncSignal Output 0	O	127, 29, 34	U14, V9, W11
ESC_SYNC1	EtherCAT SyncSignal Output 1	O	128, 30, 35	T11, T14, W9
ESC_TX0_CLK	EtherCAT MII Transmit-0 Clock	I	157, 85	B10, B11
ESC_TX0_ENA	EtherCAT MII Transmit-0 Enable	I/O	156, 84	A11, D12
ESC_TX1_CLK	EtherCAT MII Transmit-1 Clock	I	130, 44	K18, U10
ESC_TX1_ENA	EtherCAT MII Transmit-1 Enable	I/O	129, 45	K19, T10
ESC_TX0_DATA0	EtherCAT MII Transmit-0 Data-0	O	158, 87	C10, D11
ESC_TX0_DATA1	EtherCAT MII Transmit-0 Data-1	O	159, 88	C6, D10
ESC_TX0_DATA2	EtherCAT MII Transmit-0 Data-2	O	160, 89	B9, D6
ESC_TX0_DATA3	EtherCAT MII Transmit-0 Data-3	O	161, 90	A5, C9
ESC_TX1_DATA0	EtherCAT MII Transmit-1 Data-0	O	131, 75	D16, V10
ESC_TX1_DATA1	EtherCAT MII Transmit-1 Data-1	O	132, 74	C17, W18
ESC_TX1_DATA2	EtherCAT MII Transmit-1 Data-2	O	134, 73	A16, V18
ESC_TX1_DATA3	EtherCAT MII Transmit-1 Data-3	O	135, 72	B16, U18
EXTSYNCOUT	External ePWM Synchronization Pulse	O	6	A6
FSIRXA_CLK	FSIRX-A Input Clock	I	105, 13, 5, 54, 9	D1, D7, G3, J3, P18
FSIRXA_D0	FSIRX-A Primary Data Input	I	103, 12, 3, 52, 8	B7, C2, G2, J1, P16
FSIRXA_D1	FSIRX-A Optional Additional Data Input	I	10, 104, 11, 4, 53	B2, C1, C7, J2, P17
FSIRXB_CLK	FSIRX-B Input Clock	I	11, 112, 60	C1, M17, M3
FSIRXB_D0	FSIRX-B Primary Data Input	I	110, 58, 9	G3, M2, N17
FSIRXB_D1	FSIRX-B Optional Additional Data Input	I	10, 111, 59	B2, M16, M4
FSIRXC_CLK	FSIRX-C Input Clock	I	117, 14	D2, U12
FSIRXC_D0	FSIRX-C Primary Data Input	I	115, 12	C2, V12
FSIRXC_D1	FSIRX-C Optional Additional Data Input	I	116, 13	D1, W10
FSIRXD_CLK	FSIRX-D Input Clock	I	120, 17	E2, U15
FSIRXD_D0	FSIRX-D Primary Data Input	I	118, 15	D3, T12
FSIRXD_D1	FSIRX-D Optional Additional Data Input	I	119, 16	E1, T15
FSIRXE_CLK	FSIRX-E Input Clock	I	126, 20	F2, U9
FSIRXE_D0	FSIRX-E Primary Data Input	I	121, 18	E3, W16
FSIRXE_D1	FSIRX-E Optional Additional Data Input	I	125, 19	E4, T9
FSIRXF_CLK	FSIRX-F Input Clock	I	23, 93	B4, K4
FSIRXF_D0	FSIRX-F Primary Data Input	I	21, 91	B5, F3
FSIRXF_D1	FSIRX-F Optional Additional Data Input	I	22, 92	A4, J4
FSIRXG_CLK	FSIRX-G Input Clock	I	26, 96	C3, K1

**Table 4-3. Digital Signals (continued)**

SIGNAL NAME	DESCRIPTION	PIN TYPE	GPIO	337 BGA
FSIRXG_D0	FSIRX-G Primary Data Input	I	24, 94	A3, K3
FSIRXG_D1	FSIRX-G Optional Additional Data Input	I	25, 95	B3, K2
FSIRXH_CLK	FSIRX-H Input Clock	I	29, 99	G1, W11
FSIRXH_D0	FSIRX-H Primary Data Input	I	27, 97	A2, L1
FSIRXH_D1	FSIRX-H Optional Additional Data Input	I	28, 98	F1, V11
FSITXA_CLK	FSITX-A Output Clock	O	10, 102, 2, 27, 51	A7, B2, H3, L1, R19
FSITXA_D0	FSITX-A Primary Data Output	O	0, 100, 26, 49, 9	C8, G3, H1, K1, R17
FSITXA_D1	FSITX-A Optional Additional Data Output	O	1, 101, 25, 50, 8	D8, G2, H2, K2, R18
FSITXB_CLK	FSITX-B Output Clock	O	108, 56, 8	G2, L4, N16
FSITXB_D0	FSITX-B Primary Data Output	O	106, 55, 6	A6, L2, P19
FSITXB_D1	FSITX-B Optional Additional Data Output	O	107, 57, 7	B6, L3, N18
GPIO0	General-Purpose Input Output 0	I/O	0	C8
GPIO1	General-Purpose Input Output 1	I/O	1	D8
GPIO2	General-Purpose Input Output 2	I/O	2	A7
GPIO3	General-Purpose Input Output 3	I/O	3	B7
GPIO4	General-Purpose Input Output 4	I/O	4	C7
GPIO5	General-Purpose Input Output 5	I/O	5	D7
GPIO6	General-Purpose Input Output 6	I/O	6	A6
GPIO7	General-Purpose Input Output 7	I/O	7	B6
GPIO8	General-Purpose Input Output 8	I/O	8	G2
GPIO9	General-Purpose Input Output 9	I/O	9	G3
GPIO10	General-Purpose Input Output 10	I/O	10	B2
GPIO11	General-Purpose Input Output 11	I/O	11	C1
GPIO12	General-Purpose Input Output 12	I/O	12	C2
GPIO13	General-Purpose Input Output 13	I/O	13	D1
GPIO14	General-Purpose Input Output 14	I/O	14	D2
GPIO15	General-Purpose Input Output 15	I/O	15	D3
GPIO16	General-Purpose Input Output 16	I/O	16	E1
GPIO17	General-Purpose Input Output 17	I/O	17	E2
GPIO18	General-Purpose Input Output 18	I/O	18	E3
GPIO19	General-Purpose Input Output 19	I/O	19	E4
GPIO100	General-Purpose Input Output 100	I/O	100	H1
GPIO101	General-Purpose Input Output 101	I/O	101	H2
GPIO102	General-Purpose Input Output 102	I/O	102	H3
GPIO103	General-Purpose Input Output 103	I/O	103	J1
GPIO104	General-Purpose Input Output 104	I/O	104	J2
GPIO105	General-Purpose Input Output 105	I/O	105	J3
GPIO106	General-Purpose Input Output 106	I/O	106	L2
GPIO107	General-Purpose Input Output 107	I/O	107	L3
GPIO108	General-Purpose Input Output 108	I/O	108	L4
GPIO109	General-Purpose Input Output 109	I/O	109	N2

**Table 4-3. Digital Signals (continued)**

SIGNAL NAME	DESCRIPTION	PIN TYPE	GPIO	337 BGA
GPIO110	General-Purpose Input Output 110	I/O	110	M2
GPIO111	General-Purpose Input Output 111	I/O	111	M4
GPIO112	General-Purpose Input Output 112	I/O	112	M3
GPIO113	General-Purpose Input Output 113	I/O	113	N4
GPIO114	General-Purpose Input Output 114	I/O	114	N3
GPIO115	General-Purpose Input Output 115	I/O	115	V12
GPIO116	General-Purpose Input Output 116	I/O	116	W10
GPIO117	General-Purpose Input Output 117	I/O	117	U12
GPIO118	General-Purpose Input Output 118	I/O	118	T12
GPIO119	General-Purpose Input Output 119	I/O	119	T15
GPIO120	General-Purpose Input Output 120	I/O	120	U15
GPIO121	General-Purpose Input Output 121	I/O	121	W16
GPIO122	General-Purpose Input Output 122	I/O	122	T8
GPIO123	General-Purpose Input Output 123	I/O	123	U8
GPIO124	General-Purpose Input Output 124	I/O	124	V8
GPIO125	General-Purpose Input Output 125	I/O	125	T9
GPIO126	General-Purpose Input Output 126	I/O	126	U9
GPIO127	General-Purpose Input Output 127	I/O	127	V9
GPIO128	General-Purpose Input Output 128	I/O	128	W9
GPIO129	General-Purpose Input Output 129	I/O	129	T10
GPIO130	General-Purpose Input Output 130	I/O	130	U10
GPIO131	General-Purpose Input Output 131	I/O	131	V10
GPIO132	General-Purpose Input Output 132	I/O	132	W18
GPIO133	General-Purpose Input Output 133	I/O	133	G18
GPIO134	General-Purpose Input Output 134	I/O	134	V18
GPIO135	General-Purpose Input Output 135	I/O	135	U18
GPIO136	General-Purpose Input Output 136	I/O	136	T17
GPIO137	General-Purpose Input Output 137	I/O	137	T18
GPIO138	General-Purpose Input Output 138	I/O	138	T19
GPIO139	General-Purpose Input Output 139	I/O	139	N19
GPIO140	General-Purpose Input Output 140	I/O	140	M19
GPIO141	General-Purpose Input Output 141	I/O	141	M18
GPIO142	General-Purpose Input Output 142	I/O	142	L19
GPIO143	General-Purpose Input Output 143	I/O	143	F18
GPIO144	General-Purpose Input Output 144	I/O	144	F17
GPIO145	General-Purpose Input Output 145	I/O	145	E17
GPIO146	General-Purpose Input Output 146	I/O	146	D18
GPIO147	General-Purpose Input Output 147	I/O	147	D17
GPIO148	General-Purpose Input Output 148	I/O	148	D14
GPIO149	General-Purpose Input Output 149	I/O	149	A13
GPIO150	General-Purpose Input Output 150	I/O	150	B13
GPIO151	General-Purpose Input Output 151	I/O	151	C13
GPIO152	General-Purpose Input Output 152	I/O	152	D13
GPIO153	General-Purpose Input Output 153	I/O	153	A12
GPIO154	General-Purpose Input Output 154	I/O	154	B12
GPIO155	General-Purpose Input Output 155	I/O	155	C12
GPIO156	General-Purpose Input Output 156	I/O	156	D12

**Table 4-3. Digital Signals (continued)**

SIGNAL NAME	DESCRIPTION	PIN TYPE	GPIO	337 BGA
GPIO157	General-Purpose Input Output 157	I/O	157	B10
GPIO158	General-Purpose Input Output 158	I/O	158	C10
GPIO159	General-Purpose Input Output 159	I/O	159	D10
GPIO160	General-Purpose Input Output 160	I/O	160	B9
GPIO161	General-Purpose Input Output 161	I/O	161	C9
GPIO162	General-Purpose Input Output 162	I/O	162	D9
GPIO163	General-Purpose Input Output 163	I/O	163	A8
GPIO164	General-Purpose Input Output 164	I/O	164	B8
GPIO165	General-Purpose Input Output 165	I/O	165	C5
GPIO166	General-Purpose Input Output 166	I/O	166	D5
GPIO167	General-Purpose Input Output 167	I/O	167	C4
GPIO168	General-Purpose Input Output 168	I/O	168	D4
GPIO20	General-Purpose Input Output 20	I/O	20	F2
GPIO21	General-Purpose Input Output 21	I/O	21	F3
GPIO22	General-Purpose Input Output 22	I/O	22	J4
GPIO23	General-Purpose Input Output 23	I/O	23	K4
GPIO24	General-Purpose Input Output 24	I/O	24	K3
GPIO25	General-Purpose Input Output 25	I/O	25	K2
GPIO26	General-Purpose Input Output 26	I/O	26	K1
GPIO27	General-Purpose Input Output 27	I/O	27	L1
GPIO28	General-Purpose Input Output 28	I/O	28	V11
GPIO29	General-Purpose Input Output 29	I/O	29	W11
GPIO30	General-Purpose Input Output 30	I/O	30	T11
GPIO31	General-Purpose Input Output 31	I/O	31	U11
GPIO32	General-Purpose Input Output 32	I/O	32	U13
GPIO33	General-Purpose Input Output 33	I/O	33	T13
GPIO34	General-Purpose Input Output 34	I/O	34	U14
GPIO35	General-Purpose Input Output 35	I/O	35	T14
GPIO36	General-Purpose Input Output 36	I/O	36	V16
GPIO37	General-Purpose Input Output 37	I/O	37	U16
GPIO38	General-Purpose Input Output 38	I/O	38	T16
GPIO39	General-Purpose Input Output 39	I/O	39	W17
GPIO40	General-Purpose Input Output 40	I/O	40	V17
GPIO41	General-Purpose Input Output 41	I/O	41	U17
GPIO42	General-Purpose Input Output 42	I/O	42	D19
GPIO43	General-Purpose Input Output 43	I/O	43	C19
GPIO44	General-Purpose Input Output 44	I/O	44	K18
GPIO45	General-Purpose Input Output 45	I/O	45	K19
GPIO46	General-Purpose Input Output 46	I/O	46	E19
GPIO47	General-Purpose Input Output 47	I/O	47	E18
GPIO48	General-Purpose Input Output 48	I/O	48	R16
GPIO49	General-Purpose Input Output 49	I/O	49	R17
GPIO50	General-Purpose Input Output 50	I/O	50	R18
GPIO51	General-Purpose Input Output 51	I/O	51	R19
GPIO52	General-Purpose Input Output 52	I/O	52	P16
GPIO53	General-Purpose Input Output 53	I/O	53	P17
GPIO54	General-Purpose Input Output 54	I/O	54	P18

**Table 4-3. Digital Signals (continued)**

SIGNAL NAME	DESCRIPTION	PIN TYPE	GPIO	337 BGA
GPIO55	General-Purpose Input Output 55	I/O	55	P19
GPIO56	General-Purpose Input Output 56	I/O	56	N16
GPIO57	General-Purpose Input Output 57	I/O	57	N18
GPIO58	General-Purpose Input Output 58	I/O	58	N17
GPIO59	General-Purpose Input Output 59	I/O	59	M16
GPIO60	General-Purpose Input Output 60	I/O	60	M17
GPIO61	General-Purpose Input Output 61	I/O	61	L16
GPIO62	General-Purpose Input Output 62	I/O	62	J17
GPIO63	General-Purpose Input Output 63	I/O	63	J16
GPIO64	General-Purpose Input Output 64	I/O	64	L17
GPIO65	General-Purpose Input Output 65	I/O	65	K16
GPIO66	General-Purpose Input Output 66	I/O	66	K17
GPIO67	General-Purpose Input Output 67	I/O	67	B19
GPIO68	General-Purpose Input Output 68	I/O	68	C18
GPIO69	General-Purpose Input Output 69	I/O	69	B18
GPIO70	General-Purpose Input Output 70	I/O	70	A17
GPIO71	General-Purpose Input Output 71	I/O	71	B17
GPIO72	General-Purpose Input Output 72	I/O	72	B16
GPIO73	General-Purpose Input Output 73	I/O	73	A16
GPIO74	General-Purpose Input Output 74	I/O	74	C17
GPIO75	General-Purpose Input Output 75	I/O	75	D16
GPIO76	General-Purpose Input Output 76	I/O	76	C16
GPIO77	General-Purpose Input Output 77	I/O	77	A15
GPIO78	General-Purpose Input Output 78	I/O	78	B15
GPIO79	General-Purpose Input Output 79	I/O	79	C15
GPIO80	General-Purpose Input Output 80	I/O	80	D15
GPIO81	General-Purpose Input Output 81	I/O	81	A14
GPIO82	General-Purpose Input Output 82	I/O	82	B14
GPIO83	General-Purpose Input Output 83	I/O	83	C14
GPIO84	General-Purpose Input Output 84	I/O	84	A11
GPIO85	General-Purpose Input Output 85	I/O	85	B11
GPIO86	General-Purpose Input Output 86	I/O	86	C11
GPIO87	General-Purpose Input Output 87	I/O	87	D11
GPIO88	General-Purpose Input Output 88	I/O	88	C6
GPIO89	General-Purpose Input Output 89	I/O	89	D6
GPIO90	General-Purpose Input Output 90	I/O	90	A5
GPIO91	General-Purpose Input Output 91	I/O	91	B5
GPIO92	General-Purpose Input Output 92	I/O	92	A4
GPIO93	General-Purpose Input Output 93	I/O	93	B4
GPIO94	General-Purpose Input Output 94	I/O	94	A3
GPIO95	General-Purpose Input Output 95	I/O	95	B3
GPIO96	General-Purpose Input Output 96	I/O	96	C3
GPIO97	General-Purpose Input Output 97	I/O	97	A2
GPIO98	General-Purpose Input Output 98	I/O	98	F1
GPIO99	General-Purpose Input Output 99	I/O	99	G1

**Table 4-3. Digital Signals (continued)**

SIGNAL NAME	DESCRIPTION	PIN TYPE	GPIO	337 BGA
I2CA_SCL	I2C-A Open-Drain Bidirectional Clock	I/OD	1, 105, 32, 33, 43, 57, 92	A4, C19, D8, J3, N18, T13, U13
I2CA_SDA	I2C-A Open-Drain Bidirectional Data	I/OD	0, 104, 31, 32, 42, 56, 91	B5, C8, D19, J2, N16, U11, U13
I2CB_SCL	I2C-B Open-Drain Bidirectional Clock	I/OD	3, 35, 41, 69	B18, B7, T14, U17
I2CB_SDA	I2C-B Open-Drain Bidirectional Data	I/OD	2, 34, 40, 66	A7, K17, U14, V17
MCAN_RX	CAN/CAN-FD Receive	I	10, 18, 23, 30, 36, 5, 70, 75	A17, B2, D16, D7, E3, K4, T11, V16
MCAN_TX	CAN/CAN-FD Transmit	O	19, 22, 31, 37, 4, 71, 74, 8	B17, C17, C7, E4, G2, J4, U11, U16
MCLKRA	McBSP-A Receive Clock	I	58, 7	B6, N17
MCLKRB	McBSP-B Receive Clock	I	3, 60	B7, M17
MCLKXA	McBSP-A Transmit Clock	O	167, 22, 86	C11, C4, J4
MCLKXB	McBSP-B Transmit Clock	O	14, 26, 86	C11, D2, K1
MDRA	McBSP-A Receive Serial Data	I	166, 21, 85	B11, D5, F3
MDRB	McBSP-B Receive Serial Data	I	13, 25, 85	B11, D1, K2
MDXA	McBSP-A Transmit Serial Data	O	165, 20, 84	A11, C5, F2
MDXB	McBSP-B Transmit Serial Data	O	12, 24, 84	A11, C2, K3
MFSRA	McBSP-A Receive Frame Sync	I	5, 59	D7, M16
MFSRB	McBSP-B Receive Frame Sync	I	1, 61	D8, L16
MFSXA	McBSP-A Transmit Frame Sync	O	168, 23, 87	D11, D4, K4
MFSXB	McBSP-B Transmit Frame Sync	O	15, 27, 87	D11, D3, L1
OUTPUTXBAR1	Output X-BAR Output 1	O	2, 24, 34, 58	A7, K3, N17, U14
OUTPUTXBAR2	Output X-BAR Output 2	O	25, 3, 37, 59	B7, K2, M16, U16
OUTPUTXBAR3	Output X-BAR Output 3	O	14, 26, 4, 48, 5, 60	C7, D2, D7, K1, M17, R16
OUTPUTXBAR4	Output X-BAR Output 4	O	15, 27, 49, 6, 61	A6, D3, L1, L16, R17
OUTPUTXBAR5	Output X-BAR Output 5	O	115, 28, 7	B6, V11, V12
OUTPUTXBAR6	Output X-BAR Output 6	O	116, 29, 9	G3, W10, W11
OUTPUTXBAR7	Output X-BAR Output 7	O	11, 16, 30	C1, E1, T11
OUTPUTXBAR8	Output X-BAR Output 8	O	17, 31	E2, U11



**Table 4-3. Digital Signals (continued)**

SIGNAL NAME	DESCRIPTION	PIN TYPE	GPIO	337 BGA
PMBUSA_ALERT	PMBus-A Open-Drain Bidirectional Alert Signal	I/OD	26, 93	B4, K1
PMBUSA_CTL	PMBus-A Control Signal	I	27, 94	A3, L1
PMBUSA_SCL	PMBus-A Open-Drain Bidirectional Clock	I/OD	24, 91	B5, K3
PMBUSA_SDA	PMBus-A Open-Drain Bidirectional Data	I/OD	25, 92	A4, K2
SCIA_RX	SCI-A Receive Data	I	136, 28, 35, 43, 49, 64, 85, 9	B11, C19, G3, L17, R17, T14, T17, V11
SCIA_TX	SCI-A Transmit Data	O	135, 29, 34, 36, 42, 48, 65, 8, 84	A11, D19, G2, K16, R16, U14, U18, V16, W11
SCIB_RX	SCI-B Receive Data	I	11, 138, 15, 19, 23, 55, 71, 87	B17, C1, D11, D3, E4, K4, P19, T19
SCIB_TX	SCI-B Transmit Data	O	10, 137, 14, 18, 22, 54, 70, 86, 9	A17, B2, C11, D2, E3, G3, J4, P18, T18
SCIC_RX	SCI-C Receive Data	I	107, 13, 139, 39, 57, 62, 73, 90	A16, A5, D1, J17, L3, N18, N19, W17
SCIC_TX	SCI-C Transmit Data	O	106, 12, 140, 38, 56, 63, 72, 89	B16, C2, D6, J16, L2, M19, N16, T16
SCID_RX	SCI-D Receive Data	I	105, 141, 46, 77, 94	A15, A3, E19, J3, M18
SCID_TX	SCI-D Transmit Data	O	104, 142, 47, 76, 93	B4, C16, E18, J2, L19
SD1_C1	SDFM-1 Channel 1 Clock Input	I	123, 17, 49, 53, 64	E2, L17, P17, R17, U8
SD1_C2	SDFM-1 Channel 2 Clock Input	I	125, 19, 51, 54, 66	E4, K17, P18, R19, T9
SD1_C3	SDFM-1 Channel 3 Clock Input	I	127, 21, 53, 55, 68	C18, F3, P17, P19, V9
SD1_C4	SDFM-1 Channel 4 Clock Input	I	129, 23, 55, 56, 70	A17, K4, N16, P19, T10
SD1_D1	SDFM-1 Channel 1 Data Input	I	122, 16, 36, 48, 63	E1, J16, R16, T8, V16
SD1_D2	SDFM-1 Channel 2 Data Input	I	124, 18, 37, 50, 65	E3, K16, R18, U16, V8
SD1_D3	SDFM-1 Channel 3 Data Input	I	126, 20, 38, 52, 67	B19, F2, P16, T16, U9
SD1_D4	SDFM-1 Channel 4 Data Input	I	128, 22, 39, 54, 69	B18, J4, P18, W17, W9

**Table 4-3. Digital Signals (continued)**

SIGNAL NAME	DESCRIPTION	PIN TYPE	GPIO	337 BGA
SD2_C1	SDFM-2 Channel 1 Clock Input	I	131, 25, 57, 80	D15, K2, N18, V10
SD2_C2	SDFM-2 Channel 2 Clock Input	I	133, 27, 58, 59, 74	C17, G18, L1, M16, N17
SD2_C3	SDFM-2 Channel 3 Clock Input	I	135, 29, 59, 61, 76	C16, L16, M16, U18, W11
SD2_C4	SDFM-2 Channel 4 Clock Input	I	137, 31, 60, 63, 78	B15, J16, M17, T18, U11
SD2_D1	SDFM-2 Channel 1 Data Input	I	130, 24, 49, 56, 79	C15, K3, N16, R17, U10
SD2_D2	SDFM-2 Channel 2 Data Input	I	132, 26, 50, 58, 73	A16, K1, N17, R18, W18
SD2_D3	SDFM-2 Channel 3 Data Input	I	134, 28, 51, 60, 75	D16, M17, R19, V11, V18
SD2_D4	SDFM-2 Channel 4 Data Input	I	136, 30, 52, 62, 77	A15, J17, P16, T11, T17
SPIA_CLK	SPI-A Clock	I/O	18, 34, 56, 60	E3, M17, N16, U14
SPIA_SIMO	SPI-A Slave In, Master Out (SIMO)	I/O	16, 32, 54, 58	E1, N17, P18, U13
SPIA_SOMI	SPI-A Slave Out, Master In (SOMI)	I/O	17, 33, 55, 59	E2, M16, P19, T13
SPIA_STEn	SPI-A Slave Transmit Enable (STE)	I/O	19, 35, 57, 61	E4, L16, N18, T14
SPIB_CLK	SPI-B Clock	I/O	22, 26, 58, 65	J4, K1, K16, N17
SPIB_SIMO	SPI-B Slave In, Master Out (SIMO)	I/O	24, 60, 63	J16, K3, M17
SPIB_SOMI	SPI-B Slave Out, Master In (SOMI)	I/O	25, 61, 64	K2, L16, L17
SPIB_STEn	SPI-B Slave Transmit Enable (STE)	I/O	23, 27, 59, 66	K17, K4, L1, M16
SPIC_CLK	SPI-C Clock	I/O	102, 124, 22, 52, 71	B17, H3, J4, P16, V8
SPIC_SIMO	SPI-C Slave In, Master Out (SIMO)	I/O	100, 122, 20, 50, 69	B18, F2, H1, R18, T8
SPIC_SOMI	SPI-C Slave Out, Master In (SOMI)	I/O	101, 123, 21, 51, 70	A17, F3, H2, R19, U8
SPIC_STEn	SPI-C Slave Transmit Enable (STE)	I/O	103, 125, 23, 53, 72	B16, J1, K4, P17, T9
SPID_CLK	SPI-D Clock	I/O	32, 93	B4, U13
SPID_SIMO	SPI-D Slave In, Master Out (SIMO)	I/O	30, 91	B5, T11
SPID_SOMI	SPI-D Slave Out, Master In (SOMI)	I/O	31, 92	A4, U11
SPID_STEn	SPI-D Slave Transmit Enable (STE)	I/O	33, 94	A3, T13
SSIA_CLK	SSI-A Clock	I/O	18, 56, 65, 93	B4, E3, K16, N16

**Table 4-3. Digital Signals (continued)**

SIGNAL NAME	DESCRIPTION	PIN TYPE	GPIO	337 BGA
SSIA_FSS	SSI-A Frame Sync	I/O	19, 57, 66, 94	A3, E4, K17, N18
SSIA_RX	SSI-A Serial Data Receive	I/O	17, 55, 64, 92	A4, E2, L17, P19
SSIA_TX	SSI-A Serial Data Transmit	I/O	16, 54, 63, 91	B5, E1, J16, P18
TRACE_CLK	Trace Clock	O	24	K3
TRACE_DATA0	Trace Data 0	O	20	F2
TRACE_DATA1	Trace Data 1	O	21	F3
TRACE_DATA2	Trace Data 2	O	22	J4
TRACE_DATA3	Trace Data 3	O	23	K4
TRACE_SWO	Trace Single Wire Out	O	25	K2
UARTA_RX	UART-A Serial Data Receive	I/O	43, 85	B11, C19
UARTA_TX	UART-A Serial Data Transmit	I/O	42, 84	A11, D19
USB0DM	USB-0 PHY differential data	O	42	D19
USB0DP	USB-0 PHY differential data	O	43	C19
XCLKOUT	External Clock Output. This pin outputs a divided-down version of a chosen clock signal from within the device.	O	73	A16

### 4.3.3 Power and Ground

**Table 4-4. Power and Ground**

SIGNAL NAME	DESCRIPTION	PIN TYPE	GPIO	337 BGA
VDD	1.2-V Digital Logic Power Pins. TI recommends placing a decoupling capacitor near each VDD pin with a minimum total capacitance of approximately 20 $\mu$ F. The exact value of the decoupling capacitance should be determined by your system voltage regulation solution. A single 56 $\Omega$ resistor (10% tolerance) should be placed between VDD and VSS. This resistor provides a load to consume an internal VDD3VFL to VDD current source and avoid VDD voltage rising during low power device conditions.			E11, E9, F11, F9, G14, G15, J14, J15, K5, K6, P10, P13, R10, R13
VDD3VFL	3.3-V Flash power pin. Place a minimum 0.1- $\mu$ F decoupling capacitor on each pin			R11, R12
VDDA	3.3-V Analog Power Pins. Place a minimum 2.2- $\mu$ F decoupling capacitor to VSSA on each pin.			P6, R6
VDDIO	3.3-V Digital I/O Power Pins. Place a minimum 0.1- $\mu$ F decoupling capacitor on each pin.			A18, A9, B1, E10, E13, E16, E7, F10, F13, F16, F4, F7, G4, G5, G6, H5, H6, L14, L15, M1, M5, M6, N14, N15, P9, R9, V19, W8
VDDOSC	Power pins for the 3.3-V on-chip crystal oscillator (X1 and X2) and the two zero-pin internal oscillators (INTOSC). Place a 0.1- $\mu$ F (minimum) decoupling capacitor on each pin.			H16, H17

**Table 4-4. Power and Ground (continued)**

SIGNAL NAME	DESCRIPTION	PIN TYPE	GPIO	337 BGA
VSS	Digital Ground			A1, A10, A19, E12, E14, E15, E5, E6, E8, F12, F14, F15, F5, F6, F8, G16, G17, H10, H11, H12, H14, H15, H8, H9, J10, J11, J12, J5, J6, J8, J9, K10, K11, K12, K14, K15, K8, K9, L10, L11, L12, L18, L5, L6, L8, L9, M10, M11, M12, M14, M15, M8, M9, N1, N5, N6, P11, P12, P14, P15, P7, P8, R14, R15, R7, R8, W19, W7
VSSA	Analog Ground			P1, P5, R5, V7, W1
VSSOSC	Crystal oscillator (X1 and X2) ground pin. When using an external crystal, do not connect this pin to the board ground. Instead, connect it to the ground reference of the external crystal oscillator circuit. If an external crystal is not used, this pin may be connected to the board ground.			H18, H19

### 4.3.4 Test, JTAG, and Reset

**Table 4-5. Test, JTAG, and Reset**

SIGNAL NAME	DESCRIPTION	PIN TYPE	GPIO	337 BGA
ERRORSTS	Error Status Output. When used, this signal requires an external pulldown.	O		U19
FLT1	Flash test pin 1. Reserved for TI. Must be left unconnected.	I/O		W12
FLT2	Flash test pin 2. Reserved for TI. Must be left unconnected.	I/O		V13
NC	No Connection. This pin is not internally connected to the device. This pin may be left open or connected to any voltage within the maximum operating conditions.			H4, J18
TCK	JTAG test-mode select (TMS) with internal pullup. This serial control input is clocked into the TAP controller on the rising edge of TCK.	I		V15
TDI	JTAG test data input (TDI) with internal pullup. TDI is clocked into the selected register (instruction or data) on a rising edge of TCK.	I		W13
TDO	JTAG scan out, test data output (TDO). The contents of the selected register (instruction or data) are shifted out of TDO on the falling edge of TCK.	O		W15
TMS	JTAG test-mode select (TMS) with internal pullup. This serial control input is clocked into the TAP controller on the rising edge of TCK. An external pullup resistor (recommended 2.2 kΩ) on the TMS pin to VDDIO should be placed on the board to keep JTAG in reset during normal operation.	I		W14
TRSTn	JTAG test reset with internal pulldown. TRSTn, when driven high, gives the scan system control of the operations of the device. If this signal is driven low, the device operates in its functional mode, and the test reset signals are ignored. NOTE: TRST must be maintained low at all times during normal device operation. An external pulldown resistor is required on this pin. The value of this resistor should be based on drive strength of the debugger pods applicable to the design. A 2.2-kΩ or smaller resistor generally offers adequate protection. The value of the resistor is application-specific. TI recommends that each target board be validated for proper operation of the debugger and the application. This pin has an internal 50-ns (nominal) glitch filter.	I		V14
X1	Crystal oscillator input or single-ended clock input. The device initialization software must configure this pin before the crystal oscillator is enabled. To use this oscillator, a quartz crystal circuit must be connected to X1 and X2. This pin can also be used to feed a single-ended 3.3-V level clock.	I		G19
X2	Crystal oscillator output.	O		J19
XRSn	Device Reset (in) and Watchdog Reset (out). During a power-on condition, this pin is driven low by the device. An external circuit may also drive this pin to assert a device reset. This pin is also driven low by the MCU when a watchdog reset occurs. During watchdog reset, the XRSn pin is driven low for the watchdog reset duration of 512 OSCCLK cycles. A resistor between 2.2 kΩ and 10 kΩ should be placed between XRSn and VDDIO. If a capacitor is placed between XRSn and VSS for noise filtering, it should be 100 nF or smaller. These values will allow the watchdog to properly drive the XRSn pin to VOL within 512 OSCCLK cycles when the watchdog reset is asserted. The output buffer of this pin is an open-drain with an internal pullup. If this pin is driven by an external device, it should be done using an open-drain device.	I/OD		F19

#### 4.4 Pins With Internal Pullup and Pulldown

Some pins on the device have internal pullups or pulldowns. [Table 4-6](#) lists the pull direction and when it is active. The pullups on GPIO pins are disabled by default and can be enabled through software. In order to avoid any floating unbonded inputs, the Boot ROM will enable internal pullups on GPIO pins that are not bonded out in a particular package. Other pins noted in [Table 4-6](#) with pullups and pulldowns are always on and cannot be disabled.

**Table 4-6. Pins With Internal Pullup and Pulldown**

PIN	RESET (XRSn = 0)	DEVICE BOOT	APPLICATION SOFTWARE
GPIOx	Pullup disabled	Pullup disabled <sup>(1)</sup>	Pullup enable is application-defined
TRSTn		Pulldown active	
TCK		Pullup active	
TMS		Pullup active	
TDI		Pullup active	
XRSn		Pullup active	
ERRORSTS		Pulldown active	
DACOUTx		Pulldown active	
Other pins		No pullup or pulldown present	

(1) Pins not bonded out in a given package will have the internal pullups enabled by the Boot ROM.

## 4.5 Pin Multiplexing

### 4.5.1 GPIO Muxed Pins

Table 4-7 lists the GPIO muxed pins.

Table 4-7. GPIO Muxed Pins

0, 4, 8, 12	1	2	3	5	6	7	9	10	11	13	14	15	ALT
GPIO0	EPWM1A				I2CA_SDA		CM-I2CA_SDA	ESC_GPIO0		FSITXA_D0			
GPIO1	EPWM1B		MFSRB		I2CA_SCL		CM-I2CA_SCL	ESC_GPIO1		FSITXA_D1			
GPIO2	EPWM2A			OUTPUTXBAR1	I2CB_SDA			ESC_GPIO2		FSITXA_CLK			
GPIO3	EPWM2B	OUTPUTXBAR2	MCLKRB	OUTPUTXBAR2	I2CB_SCL			ESC_GPIO3		FSIRXA_D0			
GPIO4	EPWM3A			OUTPUTXBAR3	CANA_TX		MCAN_TX	ESC_GPIO4		FSIRXA_D1			
GPIO5	EPWM3B	MFSRA	OUTPUTXBAR3		CANA_RX		MCAN_RX	ESC_GPIO5		FSIRXA_CLK			
GPIO6	EPWM4A	OUTPUTXBAR4	EXTSYNCOU	EQEP3_A	CANB_TX			ESC_GPIO6		FSITXB_D0			
GPIO7	EPWM4B	MCLKRA	OUTPUTXBAR5	EQEP3_B	CANB_RX			ESC_GPIO7		FSITXB_D1			
GPIO8	EPWM5A	CANB_TX	ADCSOCAO	EQEP3_STROB_E	SCIA_TX		MCAN_TX	ESC_GPO0		FSITXB_CLK	FSITXA_D1	FSIRXA_D0	
GPIO9	EPWM5B	SCIB_TX	OUTPUTXBAR6	EQEP3_INDEX	SCIA_RX			ESC_GPO1		FSIRXB_D0	FSITXA_D0	FSIRXA_CLK	
GPIO10	EPWM6A	CANB_RX	ADCSOCBO	EQEP1_A	SCIB_TX		MCAN_RX	ESC_GPO2		FSIRXB_D1	FSITXA_CLK	FSIRXA_D1	
GPIO11	EPWM6B	SCIB_RX	OUTPUTXBAR7	EQEP1_B	SCIB_RX			ESC_GPO3		FSIRXB_CLK	FSIRXA_D1		
GPIO12	EPWM7A	CANB_TX	MDXB	EQEP1_STROB_E	SCIC_TX			ESC_GPO4		FSIRXC_D0	FSIRXA_D0		
GPIO13	EPWM7B	CANB_RX	MDRB	EQEP1_INDEX	SCIC_RX			ESC_GPO5		FSIRXC_D1	FSIRXA_CLK		
GPIO14	EPWM8A	SCIB_TX	MCLKXB		OUTPUTXBAR3			ESC_GPO6		FSIRXC_CLK			
GPIO15	EPWM8B	SCIB_RX	MFSXB		OUTPUTXBAR4			ESC_GPO7		FSIRXD_D0			
GPIO16	SPIA_SIMO	CANB_TX	OUTPUTXBAR7	EPWM9A		SD1_D1			SSIA_TX	FSIRXD_D1			
GPIO17	SPIA_SOMI	CANB_RX	OUTPUTXBAR8	EPWM9B		SD1_C1			SSIA_RX	FSIRXD_CLK			
GPIO18	SPIA_CLK	SCIB_TX	CANA_RX	EPWM10A		SD1_D2	MCAN_RX	EMIF1_CS2n	SSIA_CLK	FSIRXE_D0			
GPIO19	SPIA_STEn	SCIB_RX	CANA_TX	EPWM10B		SD1_C2	MCAN_TX	EMIF1_CS3n	SSIA_FSS	FSIRXE_D1			
GPIO20	EQEP1_A	MDXA	CANB_TX	EPWM11A		SD1_D3		EMIF1_BA0	TRACE_DATA0	FSIRXE_CLK	SPIC_SIMO		
GPIO21	EQEP1_B	MDRA	CANB_RX	EPWM11B		SD1_C3		EMIF1_BA1	TRACE_DATA1	FSIRXF_D0	SPIC_SOMI		
GPIO22	EQEP1_STROB_E	MCLKXA	SCIB_TX	EPWM12A	SPIB_CLK	SD1_D4	MCAN_TX	EMIF1_RAS	TRACE_DATA2	FSIRXF_D1	SPIC_CLK		
GPIO23	EQEP1_INDEX	MFSXA	SCIB_RX	EPWM12B	SPIB_STEn	SD1_C4	MCAN_RX	EMIF1_CAS	TRACE_DATA3	FSIRXF_CLK	SPIC_STEn		
GPIO24	OUTPUTXBAR1	EQEP2_A	MDXB		SPIB_SIMO	SD2_D1	PMBUSA_SCL	EMIF1_DQM0	TRACE_CLK	EPWM13A		FSIRXG_D0	
GPIO25	OUTPUTXBAR2	EQEP2_B	MDRB		SPIB_SOMI	SD2_C1	PMBUSA_SDA	EMIF1_DQM1	TRACE_SWO	EPWM13B	FSITXA_D1	FSIRXG_D1	
GPIO26	OUTPUTXBAR3	EQEP2_INDEX	MCLKXB	OUTPUTXBAR3	SPIB_CLK	SD2_D2	PMBUSA_ALERT	EMIF1_DQM2	ESC_MDIO_CLK	EPWM14A	FSITXA_D0	FSIRXG_CLK	
GPIO27	OUTPUTXBAR4	EQEP2_STROB_E	MFSXB	OUTPUTXBAR4	SPIB_STEn	SD2_C2	PMBUSA_CTL	EMIF1_DQM3	ESC_MDIO_DATA	EPWM14B	FSITXA_CLK	FSIRXH_D0	
GPIO28	SCIA_RX	EMIF1_CS4n		OUTPUTXBAR5	EQEP3_A	SD2_D3	EMIF1_CS2n			EPWM15A		FSIRXH_D1	
GPIO29	SCIA_TX	EMIF1_SDCKE		OUTPUTXBAR6	EQEP3_B	SD2_C3	EMIF1_CS3n	ESC_LATCH0	ESC_I2C_SDA	EPWM15B	ESC_SYNC0	FSIRXH_CLK	



**Table 4-7. GPIO Muxed Pins (continued)**

0, 4, 8, 12	1	2	3	5	6	7	9	10	11	13	14	15	ALT
GPIO30	CANA_RX	EMIF1_CLK	MCAN_RX	OUTPUTXBAR7	EQEP3_STROBE	SD2_D4	EMIF1_CS4n	ESC_LATCH1	ESC_I2C_SCL	EPWM16A	ESC_SYNC1	SPID_SIMO	
GPIO31	CANA_TX	EMIF1_WEn	MCAN_TX	OUTPUTXBAR8	EQEP3_INDEX	SD2_C4	EMIF1_RNW	I2CA_SDA	CM-I2CA_SDA	EPWM16B		SPID_SOMI	
GPIO32	I2CA_SDA	EMIF1_CS0n	SPIA_SIMO			CLB_OUTPUTXBAR1	EMIF1_OEn	I2CA_SCL	CM-I2CA_SCL			SPID_CLK	
GPIO33	I2CA_SCL	EMIF1_RNW	SPIA_SOMI			CLB_OUTPUTXBAR2	EMIF1_BA0					SPID_STEn	
GPIO34	OUTPUTXBAR1	EMIF1_CS2n	SPIA_CLK		I2CB_SDA	CLB_OUTPUTXBAR3	EMIF1_BA1	ESC_LATCH0	ENET_MII_CRS	SCIA_TX	ESC_SYNC0		
GPIO35	SCIA_RX	EMIF1_CS3n	SPIA_STEn		I2CB_SCL	CLB_OUTPUTXBAR4	EMIF1_A0	ESC_LATCH1	ENET_MII_COL		ESC_SYNC1		
GPIO36	SCIA_TX	EMIF1_WAIT			CANA_RX	CLB_OUTPUTXBAR5	EMIF1_A1	MCAN_RX		SD1_D1			
GPIO37	OUTPUTXBAR2	EMIF1_OEn			CANA_TX	CLB_OUTPUTXBAR6	EMIF1_A2	MCAN_TX		SD1_D2			
GPIO38		EMIF1_A0		SCIC_TX	CANB_TX	CLB_OUTPUTXBAR7	EMIF1_A3	ENET_MII_RX_DV	ENET_MII_CRS	SD1_D3			
GPIO39		EMIF1_A1		SCIC_RX	CANB_RX	CLB_OUTPUTXBAR8	EMIF1_A4	ENET_MII_RX_ERR	ENET_MII_COL	SD1_D4			
GPIO40		EMIF1_A2			I2CB_SDA				ENET_MII_CRS		ESC_I2C_SDA		
GPIO41		EMIF1_A3			I2CB_SCL			ENET_REVMII_MDIO_RST	ENET_MII_COL		ESC_I2C_SCL		
GPIO42					I2CA_SDA			ENET_MDIO_CLK	UARTA_TX			SCIA_TX	USB0DM
GPIO43					I2CA_SCL			ENET_MDIO_DATA	UARTA_RX			SCIA_RX	USB0DP
GPIO44		EMIF1_A4							ENET_MII_TX_CLK		ESC_TX1_CLK		
GPIO45		EMIF1_A5							ENET_MII_TX_EN		ESC_TX1_ENA		
GPIO46		EMIF1_A6			SCID_RX				ENET_MII_TX_ERR		ESC_MDIO_CLK		
GPIO47		EMIF1_A7			SCID_TX				ENET_PPS0		ESC_MDIO_DATA		
GPIO48	OUTPUTXBAR3	EMIF1_A8			SCIA_TX	SD1_D1			ENET_PPS1		ESC_PHY_CLK		
GPIO49	OUTPUTXBAR4	EMIF1_A9			SCIA_RX	SD1_C1	EMIF1_A5		ENET_MII_RX_CLK	SD2_D1	FSITXA_D0		
GPIO50	EQEP1_A	EMIF1_A10			SPIC_SIMO	SD1_D2	EMIF1_A6		ENET_MII_RX_DV	SD2_D2	FSITXA_D1		
GPIO51	EQEP1_B	EMIF1_A11			SPIC_SOMI	SD1_C2	EMIF1_A7		ENET_MII_RX_ERR	SD2_D3	FSITXA_CLK		
GPIO52	EQEP1_STROBE	EMIF1_A12			SPIC_CLK	SD1_D3	EMIF1_A8		ENET_MII_RX_DATA0	SD2_D4	FSIRXA_D0		
GPIO53	EQEP1_INDEX	EMIF1_D31	EMIF2_D15		SPIC_STEn	SD1_C3	EMIF1_A9		ENET_MII_RX_DATA1	SD1_C1	FSIRXA_D1		
GPIO54	SPIA_SIMO	EMIF1_D30	EMIF2_D14	EQEP2_A	SCIB_TX	SD1_D4	EMIF1_A10		ENET_MII_RX_DATA2	SD1_C2	FSIRXA_CLK	SSIA_TX	

Table 4-7. GPIO Muxed Pins (continued)

0, 4, 8, 12	1	2	3	5	6	7	9	10	11	13	14	15	ALT
GPIO55	SPIA_SOMI	EMIF1_D29	EMIF2_D13	EQEP2_B	SCIB_RX	SD1_C4	EMIF1_D0		ENET_MII_RX_D ATA3	SD1_C3	FSITXB_D0	SSIA_RX	
GPIO56	SPIA_CLK	EMIF1_D28	EMIF2_D12	EQEP2_STROB E	SCIC_TX	SD2_D1	EMIF1_D1	I2CA_SDA	ENET_MII_TX_E N	SD1_C4	FSITXB_CLK	SSIA_CLK	
GPIO57	SPIA_STEn	EMIF1_D27	EMIF2_D11	EQEP2_INDEX	SCIC_RX	SD2_C1	EMIF1_D2	I2CA_SCL	ENET_MII_TX_E RR		FSITXB_D1	SSIA_FSS	
GPIO58	MCLKRA	EMIF1_D26	EMIF2_D10	OUTPUTXBAR1	SPIB_CLK	SD2_D2	EMIF1_D3	ESC_LED_LINK0 _ACTIVE	ENET_MII_TX_C LK	SD2_C2	FSIRXB_D0	SPIA_SIMO	
GPIO59	MFSRA	EMIF1_D25	EMIF2_D9	OUTPUTXBAR2	SPIB_STEn	SD2_C2	EMIF1_D4	ESC_LED_LINK1 _ACTIVE	ENET_MII_TX_D ATA0	SD2_C3	FSIRXB_D1	SPIA_SOMI	
GPIO60	MCLKRB	EMIF1_D24	EMIF2_D8	OUTPUTXBAR3	SPIB_SIMO	SD2_D3	EMIF1_D5	ESC_LED_ERR	ENET_MII_TX_D ATA1	SD2_C4	FSIRXB_CLK	SPIA_CLK	
GPIO61	MFSRB	EMIF1_D23	EMIF2_D7	OUTPUTXBAR4	SPIB_SOMI	SD2_C3	EMIF1_D6	ESC_LED_RUN	ENET_MII_TX_D ATA2		CANA_RX	SPIA_STEn	
GPIO62	SCIC_RX	EMIF1_D22	EMIF2_D6	EQEP3_A	CANA_RX	SD2_D4	EMIF1_D7	ESC_LED_STAT E_RUN	ENET_MII_TX_D ATA3		CANA_TX		
GPIO63	SCIC_TX	EMIF1_D21	EMIF2_D5	EQEP3_B	CANA_TX	SD2_C4	SSIA_TX		ENET_MII_RX_D ATA0	SD1_D1	ESC_RX1_DATA 0	SPIB_SIMO	
GPIO64		EMIF1_D20	EMIF2_D4	EQEP3_STROB E	SCIA_RX		SSIA_RX	ENET_MII_RX_D V	ENET_MII_RX_D ATA1	SD1_C1	ESC_RX1_DATA 1	SPIB_SOMI	
GPIO65		EMIF1_D19	EMIF2_D3	EQEP3_INDEX	SCIA_TX		SSIA_CLK	ENET_MII_RX_E RR	ENET_MII_RX_D ATA2	SD1_D2	ESC_RX1_DATA 2	SPIB_CLK	
GPIO66		EMIF1_D18	EMIF2_D2		I2CB_SDA		SSIA_FSS	ENET_MII_RX_D ATA0	ENET_MII_RX_D ATA3	SD1_C2	ESC_RX1_DATA 3	SPIB_STEn	
GPIO67		EMIF1_D17	EMIF2_D1					ENET_MII_RX_C LK	ENET_REVMII_ MDIO_RST	SD1_D3			
GPIO68		EMIF1_D16	EMIF2_D0						ENET_MII_INTR	SD1_C3	ESC_PHY1_LIN KSTATUS		
GPIO69		EMIF1_D15			I2CB_SCL			ENET_MII_TX_E N	ENET_MII_RX_C LK	SD1_D4	ESC_RX1_CLK	SPIC_SIMO	
GPIO70		EMIF1_D14		CANA_RX	SCIB_TX		MCAN_RX		ENET_MII_RX_D V	SD1_C4	ESC_RX1_DV	SPIC_SOMI	
GPIO71		EMIF1_D13		CANA_TX	SCIB_RX		MCAN_TX	ENET_MII_RX_D ATA0	ENET_MII_RX_E RR		ESC_RX1_ERR	SPIC_CLK	
GPIO72		EMIF1_D12		CANB_TX	SCIC_TX			ENET_MII_RX_D ATA1	ENET_MII_TX_D ATA3		ESC_TX1_DATA 3	SPIC_STEn	
GPIO73		EMIF1_D11	XCLKOUT	CANB_RX	SCIC_RX			ENET_RMII_CLK	ENET_MII_TX_D ATA2	SD2_D2	ESC_TX1_DATA 2		
GPIO74		EMIF1_D10					MCAN_TX		ENET_MII_TX_D ATA1	SD2_C2	ESC_TX1_DATA 1		
GPIO75		EMIF1_D9					MCAN_RX		ENET_MII_TX_D ATA0	SD2_D3	ESC_TX1_DATA 0		
GPIO76		EMIF1_D8			SCID_TX			ENET_MII_RX_E RR		SD2_C3	ESC_PHY_RES ETn		
GPIO77		EMIF1_D7			SCID_RX					SD2_D4	ESC_RX0_CLK		
GPIO78		EMIF1_D6			EQEP2_A					SD2_C4	ESC_RX0_DV		
GPIO79		EMIF1_D5			EQEP2_B					SD2_D1	ESC_RX0_ERR		

Table 4-7. GPIO Muxed Pins (continued)

0, 4, 8, 12	1	2	3	5	6	7	9	10	11	13	14	15	ALT
GPIO80		EMIF1_D4			EQEP2_STROBE					SD2_C1	ESC_RX0_DATA0		
GPIO81		EMIF1_D3			EQEP2_INDEX						ESC_RX0_DATA1		
GPIO82		EMIF1_D2									ESC_RX0_DATA2		
GPIO83		EMIF1_D1									ESC_RX0_DATA3		
GPIO84				SCIA_TX	MDXB				UARTA_TX		ESC_TX0_ENA	MDXA	
GPIO85		EMIF1_D0		SCIA_RX	MDRB				UARTA_RX		ESC_TX0_CLK	MDRA	
GPIO86		EMIF1_A13	EMIF1_CAS	SCIB_TX	MCLKXB						ESC_PHY0_LIN_KSTATUS	MCLKXA	
GPIO87		EMIF1_A14	EMIF1_RAS	SCIB_RX	MFSXB		EMIF1_DQM3				ESC_TX0_DATA0	MFSXA	
GPIO88		EMIF1_A15	EMIF1_DQM0				EMIF1_DQM1				ESC_TX0_DATA1		
GPIO89		EMIF1_A16	EMIF1_DQM1		SCIC_TX		EMIF1_CAS				ESC_TX0_DATA2		
GPIO90		EMIF1_A17	EMIF1_DQM2		SCIC_RX		EMIF1_RAS				ESC_TX0_DATA3		
GPIO91		EMIF1_A18	EMIF1_DQM3		I2CA_SDA		EMIF1_DQM2	PMBUSA_SCL	SSIA_TX	FSIRXF_D0	CLB_OUTPUTXBAR1	SPID_SIMO	
GPIO92		EMIF1_A19	EMIF1_BA1		I2CA_SCL		EMIF1_DQM0	PMBUSA_SDA	SSIA_RX	FSIRXF_D1	CLB_OUTPUTXBAR2	SPID_SOMI	
GPIO93			EMIF1_BA0		SCID_TX			PMBUSA_ALERT	SSIA_CLK	FSIRXF_CLK	CLB_OUTPUTXBAR3	SPID_CLK	
GPIO94					SCID_RX		EMIF1_BA1	PMBUSA_CTL	SSIA_FSS	FSIRXG_D0	CLB_OUTPUTXBAR4	SPID_STEn	
GPIO95			EMIF2_A12							FSIRXG_D1	CLB_OUTPUTXBAR5		
GPIO96			EMIF2_DQM1	EQEP1_A						FSIRXG_CLK	CLB_OUTPUTXBAR6		
GPIO97			EMIF2_DQM0	EQEP1_B						FSIRXH_D0	CLB_OUTPUTXBAR7		
GPIO98			EMIF2_A0	EQEP1_STROBE						FSIRXH_D1	CLB_OUTPUTXBAR8		
GPIO99			EMIF2_A1	EQEP1_INDEX						FSIRXH_CLK			
GPIO100			EMIF2_A2	EQEP2_A	SPIC_SIMO			ESC_GPI0		FSITXA_D0			
GPIO101			EMIF2_A3	EQEP2_B	SPIC_SOMI			ESC_GPI1		FSITXA_D1			
GPIO102			EMIF2_A4	EQEP2_STROBE	SPIC_CLK			ESC_GPI2		FSITXA_CLK			
GPIO103			EMIF2_A5	EQEP2_INDEX	SPIC_STEn			ESC_GPI3		FSIRXA_D0			
GPIO104	I2CA_SDA		EMIF2_A6	EQEP3_A	SCID_TX			ESC_GPI4	CM-I2CA_SDA	FSIRXA_D1			
GPIO105	I2CA_SCL		EMIF2_A7	EQEP3_B	SCID_RX			ESC_GPI5	CM-I2CA_SCL	FSIRXA_CLK	ENET_MDIO_CLK		
GPIO106			EMIF2_A8	EQEP3_STROBE	SCIC_TX			ESC_GPI6		FSITXB_D0	ENET_MDIO_DATA		

Table 4-7. GPIO Muxed Pins (continued)

0, 4, 8, 12	1	2	3	5	6	7	9	10	11	13	14	15	ALT
GPIO107			EMIF2_A9	EQEP3_INDEX	SCIC_RX			ESC_GPI7		FSITXB_D1	ENET_REVMIL_MDIO_RST		
GPIO108			EMIF2_A10					ESC_GPI8		FSITXB_CLK	ENET_MII_INTR		
GPIO109			EMIF2_A11					ESC_GPI9			ENET_MII_CRCS		
GPIO110			EMIF2_WAIT					ESC_GPI10		FSIRXB_D0	ENET_MII_COL		
GPIO111			EMIF2_BA0					ESC_GPI11		FSIRXB_D1	ENET_MII_RX_CLK		
GPIO112			EMIF2_BA1					ESC_GPI12		FSIRXB_CLK	ENET_MII_RX_DV		
GPIO113			EMIF2_CAS					ESC_GPI13			ENET_MII_RX_ERR		
GPIO114			EMIF2_RAS					ESC_GPI14			ENET_MII_RX_DATA0		
GPIO115			EMIF2_CS0n	OUTPUTXBAR5				ESC_GPI15		FSIRXC_D0	ENET_MII_RX_DATA1		
GPIO116			EMIF2_CS2n	OUTPUTXBAR6				ESC_GPI16		FSIRXC_D1	ENET_MII_RX_DATA2		
GPIO117			EMIF2_SDCKE					ESC_GPI17		FSIRXC_CLK	ENET_MII_RX_DATA3		
GPIO118			EMIF2_CLK					ESC_GPI18		FSIRXD_D0	ENET_MII_TX_EN		
GPIO119			EMIF2_RNW					ESC_GPI19		FSIRXD_D1	ENET_MII_TX_ERR		
GPIO120			EMIF2_WEn					ESC_GPI20		FSIRXD_CLK	ENET_MII_TX_CLK		
GPIO121			EMIF2_OEn					ESC_GPI21		FSIRXE_D0	ENET_MII_TX_DATA0		
GPIO122			EMIF2_D15		SPIC_SIMO	SD1_D1		ESC_GPI22			ENET_MII_TX_DATA1		
GPIO123			EMIF2_D14		SPIC_SOMI	SD1_C1		ESC_GPI23			ENET_MII_TX_DATA2		
GPIO124			EMIF2_D13		SPIC_CLK	SD1_D2		ESC_GPI24			ENET_MII_TX_DATA3		
GPIO125			EMIF2_D12		SPIC_STEn	SD1_C2		ESC_GPI25		FSIRXE_D1	ESC_LATCH0		
GPIO126			EMIF2_D11			SD1_D3		ESC_GPI26		FSIRXE_CLK	ESC_LATCH1		
GPIO127			EMIF2_D10			SD1_C3		ESC_GPI27			ESC_SYNC0		
GPIO128			EMIF2_D9			SD1_D4		ESC_GPI28			ESC_SYNC1		
GPIO129			EMIF2_D8			SD1_C4		ESC_GPI29			ESC_TX1_ENA		
GPIO130			EMIF2_D7			SD2_D1		ESC_GPI30			ESC_TX1_CLK		
GPIO131			EMIF2_D6			SD2_C1		ESC_GPI31			ESC_TX1_DATA0		
GPIO132			EMIF2_D5			SD2_D2		ESC_GPO0			ESC_TX1_DATA1		
GPIO133						SD2_C2							AUXCLKIN
GPIO134			EMIF2_D4			SD2_D3		ESC_GPO1			ESC_TX1_DATA2		

Table 4-7. GPIO Muxed Pins (continued)

0, 4, 8, 12	1	2	3	5	6	7	9	10	11	13	14	15	ALT
GPIO135			EMIF2_D3		SCIA_TX	SD2_C3		ESC_GPO2			ESC_TX1_DATA 3		
GPIO136			EMIF2_D2		SCIA_RX	SD2_D4		ESC_GPO3			ESC_RX1_DV		
GPIO137	EPWM13A		EMIF2_D1		SCIB_TX	SD2_C4		ESC_GPO4			ESC_RX1_CLK		
GPIO138	EPWM13B		EMIF2_D0		SCIB_RX			ESC_GPO5			ESC_RX1_ERR		
GPIO139	EPWM14A				SCIC_RX			ESC_GPO6			ESC_RX1_DATA 0		
GPIO140	EPWM14B				SCIC_TX			ESC_GPO7			ESC_RX1_DATA 1		
GPIO141	EPWM15A				SCID_RX			ESC_GPO8			ESC_RX1_DATA 2		
GPIO142	EPWM15B				SCID_TX			ESC_GPO9			ESC_RX1_DATA 3		
GPIO143	EPWM16A							ESC_GPO10			ESC_LED_LINK0 _ACTIVE		
GPIO144	EPWM16B							ESC_GPO11			ESC_LED_LINK1 _ACTIVE		
GPIO145	EPWM1A							ESC_GPO12			ESC_LED_ERR		
GPIO146	EPWM1B							ESC_GPO13			ESC_LED_RUN		
GPIO147	EPWM2A							ESC_GPO14			ESC_LED_STAT E_RUN		
GPIO148	EPWM2B							ESC_GPO15			ESC_PHY0_LIN KSTATUS		
GPIO149	EPWM3A							ESC_GPO16			ESC_PHY1_LIN KSTATUS		
GPIO150	EPWM3B							ESC_GPO17			ESC_I2C_SDA		
GPIO151	EPWM4A							ESC_GPO18			ESC_I2C_SCL		
GPIO152	EPWM4B							ESC_GPO19			ESC_MDIO_CLK		
GPIO153	EPWM5A							ESC_GPO20			ESC_MDIO_DAT A		
GPIO154	EPWM5B							ESC_GPO21			ESC_PHY_CLK		
GPIO155	EPWM6A							ESC_GPO22			ESC_PHY_RES ETn		
GPIO156	EPWM6B							ESC_GPO23			ESC_TX0_ENA		
GPIO157	EPWM7A							ESC_GPO24			ESC_TX0_CLK		
GPIO158	EPWM7B							ESC_GPO25			ESC_TX0_DATA 0		
GPIO159	EPWM8A							ESC_GPO26			ESC_TX0_DATA 1		
GPIO160	EPWM8B							ESC_GPO27			ESC_TX0_DATA 2		
GPIO161	EPWM9A							ESC_GPO28			ESC_TX0_DATA 3		
GPIO162	EPWM9B							ESC_GPO29			ESC_RX0_DV		
GPIO163	EPWM10A							ESC_GPO30			ESC_RX0_CLK		
GPIO164	EPWM10B							ESC_GPO31			ESC_RX0_ERR		

**Table 4-7. GPIO Muxed Pins (continued)**

0, 4, 8, 12	1	2	3	5	6	7	9	10	11	13	14	15	ALT
GPIO165	EPWM11A							MDXA			ESC_RX0_DATA 0		
GPIO166	EPWM11B							MDRA			ESC_RX0_DATA 1		
GPIO167	EPWM12A							MCLKXA			ESC_RX0_DATA 2		
GPIO168	EPWM12B							MFSXA			ESC_RX0_DATA 3		

### 4.5.2 Input X-BAR

The Input X-BAR is used to route any GPIO input to the ADC, eCAP, and ePWM peripherals as well as to external interrupts (XINT) (see Figure 4-6). Table 4-8 lists the input X-BAR destinations. For details on configuring the Input X-BAR, see the Crossbar (X-BAR) chapter of the *TMS320F2838x Microcontrollers Technical Reference Manual*.




Figure 4-6. Input X-BAR

**Table 4-8. Input X-BAR Destinations**

INPUT	DESTINATION
INPUT1	eCAPx, ePWM X-BAR, ePWM[TZ1,TRIP1], Output X-BAR, EtherCAT, ERAD
INPUT2	eCAPx, ePWM X-BAR, ePWM[TZ2,TRIP2], Output X-BAR, EtherCAT, ERAD
INPUT3	eCAPx, ePWM X-BAR, ePWM[TZ3,TRIP3], Output X-BAR, EtherCAT, ERAD
INPUT4	eCAPx, ePWM X-BAR, XINT1, Output X-BAR, EtherCAT, ERAD
INPUT5	eCAPx, ePWM X-BAR, XINT2, ADCEXTSOC, EXTSYNCIN1, ePWM SYNC, eCAP SYNC, Output X-BAR, EtherCAT, ERAD
INPUT6	eCAPx, ePWM X-BAR, XINT3, ePWM[TRIP6], EXTSYNCIN2, Output X-BAR, ePWM SYNC, eCAP SYNC, Output X-BAR, EtherCAT, ERAD
INPUT7	eCAPx, ePWM X-BAR, EtherCAT, ERAD, eCAP1 Capture Input
INPUT8	eCAPx, ePWM X-BAR, EtherCAT, ERAD, eCAP2 Capture Input
INPUT9	eCAPx, ePWM X-BAR, EtherCAT, ERAD, eCAP3 Capture Input
INPUT10	eCAPx, ePWM X-BAR, EtherCAT, ERAD, eCAP4 Capture Input
INPUT11	eCAPx, ePWM X-BAR, EtherCAT, ERAD, eCAP5 Capture Input
INPUT12	eCAPx, ePWM X-BAR, EtherCAT, ERAD, eCAP6 Capture Input
INPUT13	eCAPx, ePWM X-BAR, XINT4, EtherCAT
INPUT14	eCAPx, ePWM X-BAR, XINT5, EtherCAT, ERAD
INPUT15	eCAPx, EtherCAT
INPUT16	eCAPx, EtherCAT, DCCx



### 4.5.3 Output X-BAR, CLB X-BAR, CLB Output X-BAR, and ePWM X-BAR

The Output X-BAR has eight outputs that can be selected on the GPIO mux as OUTPUTXBARx. The CLB X-BAR has eight outputs that are connected to the CLB global mux as AUXSIGx. The CLB Output X-BAR has eight outputs that can be selected on the GPIO mux as CLB\_OUTPUTXBARx. The ePWM X-BAR has eight outputs that are connected to the TRIPx inputs of the ePWM. The sources for the Output X-BAR, CLB X-BAR, CLB Output X-BAR, and ePWM X-BAR are shown in [Figure 4-7](#). For details on the Output X-BAR, CLB X-BAR, CLB Output X-BAR, and ePWM X-BAR, see the Crossbar (X-BAR) chapter of the [TMS320F2838x Microcontrollers Technical Reference Manual](#).




Figure 4-7. Output X-BAR, CLB X-BAR, CLB Output X-BAR, and ePWM X-BAR Sources

#### 4.5.4 USB Pin Muxing

Table 4-9 lists assignment of the alternate USB function mapping. These can be configured with the GPBAMSEL register.

**Table 4-9. Alternate USB Function**

GPIO	GPBAMSEL SETTING	USB FUNCTION
GPIO42	GPBAMSEL[10] = 1b	USB0DM
GPIO43	GPBAMSEL[11] = 1b	USB0DP

#### 4.5.5 High-Speed SPI Pin Muxing

The SPI module on this device has a high-speed mode. To achieve the highest possible speed, a special GPIO configuration is used on a single GPIO mux option for each SPI. These GPIOs may also be used by the SPI when not in high-speed mode (HS\_MODE = 0).

To select the mux options that enable the SPI high-speed mode, configure the GPyGMUX and GPyMUX registers as shown in Table 4-10.

**Table 4-10. GPIO Configuration for High-Speed SPI**

GPIO	SPI SIGNAL	MUX CONFIGURATION	
<b>SPIA</b>			
GPIO58	SPISIMOA	GPBGMUX2[21:20]=11b	GPBMUX2[21:20]=11b
GPIO59	SPISOMIA	GPBGMUX2[23:22]=11b	GPBMUX2[23:22]=11b
GPIO60	SPICLKA	GPBGMUX2[25:24]=11b	GPBMUX2[25:24]=11b
GPIO61	<u>SPISTEA</u>	GPBGMUX2[27:26]=11b	GPBMUX2[27:26]=11b
<b>SPIB</b>			
GPIO63	SPISIMOB	GPBGMUX2[31:30]=11b	GPBMUX2[31:30]=11b
GPIO64	SPISOMIB	GPCGMUX1[1:0]=11b	GPCMUX1[1:0]=11b
GPIO65	SPICLKB	GPCGMUX1[3:2]=11b	GPCMUX1[3:2]=11b
GPIO66	<u>SPISTEB</u>	GPCGMUX1[5:4]=11b	GPCMUX1[5:4]=11b
<b>SPIC</b>			
GPIO69	SPISIMOC	GPCGMUX1[11:10]=11b	GPCMUX1[11:10]=11b
GPIO70	SPISOMIC	GPCGMUX1[13:12]=11b	GPCMUX1[13:12]=11b
GPIO71	SPICLKC	GPCGMUX1[15:14]=11b	GPCMUX1[15:14]=11b
GPIO72	<u>SPISTEC</u>	GPCGMUX1[17:16]=11b	GPCMUX1[17:16]=11b
<b>SPID</b>			
GPIO91	SPISIMOD	GPCGMUX2[23:22]=11b	GPCMUX2[23:22]=11b
GPIO92	SPISOMID	GPCGMUX2[25:24]=11b	GPCMUX2[25:24]=11b
GPIO93	SPICLKD	GPCGMUX2[27:26]=11b	GPCMUX2[27:26]=11b
GPIO94	<u>SPISTED</u>	GPCGMUX2[29:28]=11b	GPCMUX2[29:28]=11b

#### 4.5.6 High-Speed SSI Pin Muxing

The SSI module on this device has a high-speed mode. To enable the high-speed mode on the SSI module, enable the high-speed clock and the high-speed capabilities of the SSI module (SSICR1[HSCLKEN] and SSIPP[HSCLK]). [Table 4-11](#) lists the SSI high-speed-capable pinmux options.

**Table 4-11. GPIO Configuration for High-Speed SSI**

GPIO	SSI SIGNAL	GPIO MUX SELECTION INDEX
GPIO16	SSIA_TX	11
GPIO17	SSIA_RX	11
GPIO18	SSIA_CLK	11
GPIO19	SSIA_FSS	11

## 4.6 Connections for Unused Pins

For applications that do not need to use all functions of the device, [Table 4-12](#) lists acceptable conditioning for any unused pins. When multiple options are listed in [Table 4-12](#), any are acceptable. Pins not listed in [Table 4-12](#) must be connected according to [Table 4-1](#).

**Table 4-12. Connections for Unused Pins**

SIGNAL NAME	ACCEPTABLE PRACTICE
<b>Analog</b>	
VREFH <sub>x</sub>	Tie to VDDA
VREFLO <sub>x</sub>	Tie to VSSA
ADCIN <sub>x</sub> (except DAC pins)	<ul style="list-style-type: none"> <li>No Connect</li> <li>Tie to VSSA</li> </ul>
ADCIN <sub>x</sub> (DAC pins)	<ul style="list-style-type: none"> <li>No Connect</li> <li>Pulldown to VSSA through 5-kΩ resistor</li> </ul>
<b>Digital</b>	
GPIO <sub>x</sub>	<ul style="list-style-type: none"> <li>No connection (input mode with internal pullup enabled)</li> <li>No connection (output mode with internal pullup disabled)</li> <li>Pullup or pulldown resistor (any value resistor, input mode, and with internal pullup disabled)</li> </ul>
X1	Tie to VSS
X2	No Connect
TCK	<ul style="list-style-type: none"> <li>No Connect</li> <li>Pullup resistor</li> </ul>
TDI	<ul style="list-style-type: none"> <li>No Connect</li> <li>Pullup resistor</li> </ul>
TDO	No Connect
TMS	No Connect
TRST <sub>n</sub>	Pulldown resistor (2.2 kΩ or smaller)
ERRORSTS	No Connect
FLT1	No Connect
FLT2	No Connect
<b>Power and Ground</b>	
VDD	All VDD pins must be connected per <a href="#">Table 4-1</a> .
VDDA	If a dedicated analog supply is not used, tie to VDDIO.
VDDIO	All VDDIO pins must be connected per <a href="#">Table 4-1</a> .
VDD3VFL	Must be tied to VDDIO
VDDOSC	Must be tied to VDDIO
VSS	All VSS pins must be connected to board ground.
VSSA	If a dedicated analog ground is not used, tie to VSS.
VSSOSC	If an external crystal is not used, this pin may be connected to the board ground.

## 5 Specifications

### 5.1 Absolute Maximum Ratings<sup>(1)(2)</sup>

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Supply voltage	VDDIO with respect to VSS	-0.3	4.6	V
	VDDA with respect to VSSA	-0.3	4.6	
	VDD3VFL with respect to VSS	-0.3	4.6	
	VDDOSC with respect to VSS	-0.3	4.6	
	VDD with respect to VSS	-0.3	1.5	
Input voltage	V <sub>IN</sub> (3.3 V)	-0.3	4.6	V
Output voltage	V <sub>O</sub>	-0.3	4.6	V
Input clamp current	Digital/analog input (per pin), I <sub>IK</sub> (V <sub>IN</sub> < VSS/VSSA or V <sub>IN</sub> > VDDIO/VDDA) <sup>(3)</sup>	-20	20	mA
	Total for all inputs, I <sub>IKTOTAL</sub> (V <sub>IN</sub> < VSS/VSSA or V <sub>IN</sub> > VDDIO/VDDA)	-20	20	
Output current	Digital output (per pin), I <sub>OUT</sub>	-20	20	mA
Ambient temperature	T <sub>A</sub>	-40	125	°C
Operating junction temperature	T <sub>J</sub>	-40	150	°C
Storage temperature <sup>(4)</sup>	T <sub>stg</sub>	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under [Section 5.4](#) is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to VSS, unless otherwise noted.
- (3) Continuous clamp current per pin is ±2 mA. Do not operate in this condition continuously as V<sub>DDIO</sub>/V<sub>DDA</sub> voltage may internally rise and impact other electrical specifications.
- (4) Long-term high-temperature storage or extended use at maximum temperature conditions may result in a reduction of overall device life. For additional information, see the [Semiconductor and IC Package Thermal Metrics Application Report](#).

## 5.2 ESD Ratings – Commercial

			VALUE	UNIT
<b>TMS320F28388D, TMS320F28386D, TMS320F28384D, TMS320F28388S, TMS320F28386S, and TMS320F28384S in 337-ball ZWT package</b>				
$V_{(ESD)}$	Electrostatic discharge (ESD)	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 or ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±500	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 5.3 ESD Ratings – Automotive

			VALUE	UNIT	
<b>TMS320F28386D and TMS320F28384D in 337-ball ZWT package</b>					
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>	All pins	±2000	V
		Charged device model (CDM), per AEC Q100-011	All pins	±500	
			Corner balls on 337-ball ZWT: A1, A19, W1, W19	±750	

(1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## 5.4 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
Device supply voltage, VDDIO <sup>(1)</sup>		3.14	3.3	3.47	V
Analog supply voltage, VDDA		3.14	3.3	3.47	V
Device supply voltage, VDD		1.14	1.2	1.26	V
Device ground, VSS			0		V
Analog ground, VSSA			0		V
SR <sub>SUPPLY</sub>	Supply ramp rate of VDDIO, VDD, VDDA with respect to VSS <sup>(2)</sup>			10 <sup>5</sup>	V/s
t <sub>VDDIO-RAMP</sub>	VDDIO supply ramp time from 1V to VDDIO <sub>MIN</sub>			10	ms
V <sub>IN</sub>	Digital input voltage	VSS – 0.3		VDDIO + 0.3	V
V <sub>IN</sub>	Analog input voltage	VSSA – 0.3		VDDA + 0.3	V
Junction temperature, T <sub>J</sub>	S version <sup>(3)</sup>	–40		125	°C
Free-Air temperature, T <sub>A</sub>	Q version <sup>(3)</sup> (AEC Q100 qualification)	–40		125	°C

(1) VDDIO, VDD3VFL, and VDDOSC should be maintained within 0.3 V of each other.

(2) Supply ramp rate faster than this can trigger the on-chip ESD protection.

(3) Operation above T<sub>J</sub> = 105°C for extended duration will reduce the lifetime of the device. See [Calculating Useful Lifetimes of Embedded Processors](#) for more information.

## 5.5 Power Consumption Summary

Current values listed in this section are representative for the test conditions given and not the absolute maximum possible. The actual device currents in an application will vary with application code and pin configurations. [Table 5-1](#) lists the system current consumption values for an external supply.

**Table 5-1. System Current Consumption (External Supply)**

over operating free-air temperature range (unless otherwise noted).

TYP :  $V_{nom}$ , 30°C

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>OPERATING MODE</b>						
$I_{DD}$	VDD current consumption during operational usage <sup>(1)</sup>	See <a href="#">Section 5.5.1</a> .		288	475	mA
$I_{DDIO}$	VDDIO current consumption during operational usage <sup>(2)</sup>			45		mA
$I_{DDA}$	VDDA current consumption during operational usage			8	15	mA
<b>IDLE MODE</b>						
$I_{DD}$	VDD current consumption while device is in Idle mode <sup>(1)</sup>	CPU is in IDLE mode <ul style="list-style-type: none"> <li>Flash is powered down</li> <li>XCLKOUT is turned off</li> </ul>		90	265	mA
$I_{DDIO}$	VDDIO current consumption while device is in Idle mode <sup>(2)</sup>			4	7	mA
$I_{DDA}$	VDDA current consumption while device is in Idle mode			0.002	0.010	mA
<b>STANDBY MODE</b>						
$I_{DD}$	VDD current consumption while device is in Standby mode <sup>(1)</sup>	CPU is in STANDBY mode <ul style="list-style-type: none"> <li>Flash is powered down</li> <li>XCLKOUT is turned off</li> </ul>		30	200	mA
$I_{DDIO}$	VDDIO current consumption while device is in Standby mode <sup>(2)</sup>			4	7	mA
$I_{DDA}$	VDDA current consumption while device is in Standby mode			0.002	0.010	mA
<b>FLASH ERASE/PROGRAM</b>						
$I_{DD}$	VDD Current consumption during Erase/Program cycle <sup>(3)(1)</sup>	CPU is running from Flash, performing Erase and Program on the unused sector. <ul style="list-style-type: none"> <li>SYSClk is running at 200 MHz.</li> <li>I/Os are inputs with pullups enabled.</li> <li>Peripheral clocks are turned OFF.</li> </ul>		242	360	mA
$I_{DDIO}$	VDDIO Current consumption during Erase/Program cycle <sup>(3)(2)</sup>			56	75	mA
$I_{DDA}$	VDDA Current consumption during Erase/Program cycle			0.01	0.15	mA
<b>RESET MODE</b>						
$I_{DD}$	VDD current consumption while held in reset via XRSn <sup>(1)</sup>	CPU is held in reset via external low signal driven onto XRSn <ul style="list-style-type: none"> <li>XRSn held low through power-up</li> </ul>		55		mA
$I_{DDIO}$	VDDIO current consumption while held in reset via XRSn <sup>(2)</sup>	CPU is held in reset via external low signal driven onto XRSn <ul style="list-style-type: none"> <li>XRSn held low through power-up</li> </ul>		15		mA
$I_{DDA}$	VDDA current consumption while held in reset via XRSn	CPU is held in reset via external low signal driven onto XRSn <ul style="list-style-type: none"> <li>XRSn held low through power-up</li> </ul>		0.05		mA

- (1) VDD current values in this table do not include the 21-mA current from VDD to VSS through the 56Ω resistor that is mentioned in the Signal Descriptions section
- (2) Includes current consumption for VDD3VFL supply (VDDIO + VDD3VFL).
- (3) Brown-out events during flash programming can corrupt flash data and permanently lock the device. Programming environments using alternate power sources (such as a USB programmer) must be capable of supplying the rated current for the device and other system components with sufficient margin to avoid supply brown-out conditions.



### 5.5.1 Operating Mode Test Description

Table 5-1 and Table 5-2 list the current consumption values for the operational mode of the device. The operational mode provides an estimation of what an application might encounter. The test condition for these measurements has the following properties:

- Code is executing from RAM.
- FLASH is read and kept in active state.
- No external components are driven by I/O pins.
- All peripherals have clocks enabled.
- All CPUs are actively executing code.
- CPU1 and CPU2 are operating at 200 MHz and CM is operating at 125 MHz.
- All analog peripherals are powered up. ADCs and DACs are periodically converting.

### 5.5.2 Current Consumption Graphs

Figure 5-1, Figure 5-2, and Figure 5-3 show a typical representation of the relationship between frequency, temperature, core supply, and current consumption on the device. Actual results will vary based on the system implementation and conditions.

Figure 5-1 shows the typical operating current profile across temperature and core supply voltage. Figure 5-2 shows the typical standby current profile across temperature and core supply voltage. Figure 5-3 shows how the typical operating currents change with changing clock frequency of the C28x CPUs and changing clock frequency of the CM module.




Figure 5-1. Typical Operating Current Versus Temperature




Figure 5-2. Typical Standby Current Versus Temperature




Figure 5-3. Typical Operating Current Versus SYSCLK

### 5.5.3 Reducing Current Consumption

The F2838x devices provide some methods to reduce the device current consumption:

- One of the two low-power modes—IDLE or STANDBY—could be entered during idle periods in the application.
- The flash module may be powered down if the code is run from RAM.
- Disable the pullups on pins that assume an output function.
- Each peripheral has an individual clock-enable bit (PCLKCRx). Reduced current consumption may be achieved by turning off the clock to any peripheral that is not used in a given application. [Table 5-2](#) lists the typical current reduction that may be achieved by disabling the clocks using the PCLKCRx register.
- To realize the lowest VDDA current consumption in an LPM, see the Analog-to-Digital Converter (ADC) chapter of the [TMS320F2838x Microcontrollers Technical Reference Manual](#) to ensure each module is powered down as well.

**Table 5-2. Typical Current Reduction per Disabled Peripheral<sup>(1)</sup>**

PERIPHERAL	I <sub>DD</sub> CURRENT REDUCTION (mA)
ADC <sup>(2)</sup>	2.6
CLA	1.5
CLA BGCRC	0.3
CLB	1.6
CM - AES	0.4
CM - GCRC	2.4
CM - I2C	1.4
CM - SSI	0.4
CM - uDMA	0.4
CM - UART	0.7
CMPSS <sup>(2)</sup>	0.7
CPU BGCRC	0.5
CPU TIMER	0.1
DAC <sup>(2)</sup>	0.4
DCAN	1.6
DCC	0.2
DMA	1.4
eCAP1 to eCAP5	0.3
eCAP6 to eCAP7 <sup>(3)</sup>	0.7
EMIF	1.0
ERAD	4.0
ePWM1 - ePWM8 <sup>(4)</sup>	2.0
ePWM9 - ePWM16	1.1
eQEP	0.5
EtherCAT	2.9
Ethernet	3.7
FSI RX	0.7
FSI TX	0.9
I2C	0.4
MCAN (CAN-FD)	1.5

- (1) All peripherals are disabled upon reset. Use the PCLKCRx register to individually enable peripherals. For peripherals with multiple instances, the current quoted is for a single module.
- (2) This current represents the current drawn by the digital portion of the each module.
- (3) eCAP6 and eCAP7 can also be configured as HRCAP.
- (4) ePWM1 to ePWM8 can also be configured as HRPWM.

**Table 5-2. Typical Current Reduction per Disabled Peripheral<sup>(1)</sup> (continued)**

PERIPHERAL	I <sub>DD</sub> CURRENT REDUCTION (mA)
McBSP	2.4
PMBUS	0.6
SCI	0.3
SDFM	2.7
SPI	0.7
USB	5.4

## 5.6 Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = I <sub>OH</sub> MIN	VDDIO * 0.8			V
		I <sub>OH</sub> = -100 μA	VDDIO - 0.2			
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = I <sub>OL</sub> MAX			0.4	V
		I <sub>OL</sub> = 100 μA			0.2	
I <sub>OH</sub>	High-level output source current for all output pins		-4			mA
I <sub>OL</sub>	Low-level output sink current for all output pins				4	mA
R <sub>OH</sub>	Group 1 <sup>(1)</sup>	High-level output impedance for group 1 output pins			70	Ω
	Group 2 <sup>(2)</sup>	High-level output impedance for group 2 output pins			35	Ω
	Group 3 <sup>(3)</sup>	High-level output impedance for group 3 output pins			45	Ω
	Group 4 <sup>(4)</sup>	High-level output impedance for group 4 output pins			60	Ω
R <sub>OL</sub>	Group 1 <sup>(1)</sup>	Low-level output impedance for group 1 output pins			70	Ω
	Group 2 <sup>(2)</sup>	Low-level output impedance for group 2 output pins			35	Ω
	Group 3 <sup>(3)</sup>	Low-level output impedance for group 3 output pins			45	Ω
	Group 4 <sup>(4)</sup>	Low-level output impedance for group 4 output pins			60	Ω
V <sub>IH</sub>	High-level input voltage (3.3V)	GPIO42, GPIO43	VDDIO * 0.7			V
		All other pins	2.0			V
V <sub>IL</sub>	Low-level input voltage (3.3V)				0.8	V
V <sub>HYSTERESIS</sub>	Input hysteresis		150			mV
I <sub>PULLDOWN</sub>	Input current	Digital Inputs with pulldown <sup>(5)</sup>	VDDIO = 3.3 V V <sub>IN</sub> = VDDIO	120		μA
I <sub>PULLUP</sub>	Input current	Digital Inputs with pullup enabled <sup>(5)</sup>	VDDIO = 3.3 V V <sub>IN</sub> = 0 V	150		μA
I <sub>LEAK</sub>	Pin leakage	Digital	Pullups and outputs disabled 0 V ≤ V <sub>IN</sub> ≤ VDDIO	-2	2	μA
		Analog (except ADCINB0 or DACOUTx)	0 V ≤ V <sub>IN</sub> ≤ VDDA	-0.3	0.3	μA
		ADCINB0 <sup>(6)</sup>		2	11	μA
		DACOUTx		66		μA
C <sub>I</sub>	Input capacitance <sup>(7)</sup>				2	pF

(1) Group 1: GPIO0-2, 6, 8-10, 16, 18-29, 31-41, 44-70, 72-117, 119-132, 134-138

(2) Group 2: GPIO3-5, 7, 11-15, 17, 133, 139-168

(3) Group 3: GPIO30, 71, 118

(4) Group 4: USB pins (GPIO42, 43)

(5) See Table 4-6 for a list of pins with a pullup or pulldown.

(6) The MAX input leakage shown on ADCINB0 is at high temperature.

(7) The analog pins are specified separately; see Table 5-45.

## Electrical Characteristics (continued)

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>DDIO-POR</sub>	VDDIO power on reset voltage			2.5		V

## 5.7 Thermal Resistance Characteristics

### 5.7.1 ZWT Package

		°C/W <sup>(1)</sup>	AIR FLOW (lfm) <sup>(2)</sup>
R <sub>θJC</sub>	Junction-to-case thermal resistance	8.3	N/A
R <sub>θJB</sub>	Junction-to-board thermal resistance	11.6	N/A
R <sub>θJA</sub> (High k PCB)	Junction-to-ambient thermal resistance	20.6	0
R <sub>θJMA</sub>	Junction-to-moving air thermal resistance	18.6	150
		17.4	250
		16.5	500
Psi <sub>JT</sub>	Junction-to-package top	0.3	0
		0.4	150
		0.5	250
		0.6	500
Psi <sub>JB</sub>	Junction-to-board	11.4	0
		11.2	150
		11.1	250
		11.1	500

(1) These values are based on a JEDEC-defined 2S2P system (with the exception of the Theta JC [R<sub>θJC</sub>] value, which is based on a JEDEC-defined 1S0P system) and will change based on environment as well as application. For more information, see these EIA/JEDEC standards:

- JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions - Natural Convection (Still Air)*
- JESD51-3, *Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages*
- JESD51-7, *High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages*
- JESD51-9, *Test Boards for Area Array Surface Mount Package Thermal Measurements*

(2) lfm = linear feet per minute

### 5.7.2 Thermal Design Considerations

Based on the end application design and operational profile, the I<sub>DD</sub> and I<sub>DDIO</sub> currents could vary. Systems that exceed the recommended maximum power dissipation in the end product may require additional thermal enhancements. Ambient temperature (T<sub>A</sub>) varies with the end application and product design. The critical factor that affects reliability and functionality is T<sub>J</sub>, the junction temperature, not the ambient temperature. Hence, care should be taken to keep T<sub>J</sub> within the specified limits. T<sub>case</sub> should be measured to estimate the operating junction temperature T<sub>J</sub>. T<sub>case</sub> is normally measured at the center of the package top-side surface. The thermal application report [Semiconductor and IC Package Thermal Metrics](#) helps to understand the thermal metrics and definitions.

## 5.8 System

### 5.8.1 Power Sequencing

**Signal Pin Requirements:** Before powering the device, no voltage larger than 0.3 V above VDDIO can be applied to any digital pin, and no voltage larger than 0.3 V above VDDA can be applied to any analog pin (including VREFHI).

**VDDIO and VDDA Requirements:** The 3.3-V supplies VDDIO and VDDA should be powered up together and kept within 0.3 V of each other during functional operation.

**VDD Requirements:** During the supply ramp, VDD should be kept no more than 0.3 V above VDDIO.

A single 56Ω resistor (10% tolerance) should be placed between VDD and VSS. This resistor provides a load to consume an internal VDD3VFL-to-VDD current source and avoid VDD voltage rising during low-power device conditions.

### 5.8.2 Reset Timing

XRSn is the device reset pin. It functions as an input and open-drain output. The device has a built-in power-on reset (POR). During power up, the POR circuit drives the XRSn pin low. A watchdog or NMI watchdog reset also drives the pin low. An external circuit may drive the pin to assert a device reset.

A resistor with a value from 2.2 kΩ to 10 kΩ should be placed between XRSn and V<sub>DDIO</sub>. A capacitor should be placed between XRSn and V<sub>SS</sub> for noise filtering; the capacitance should be 100 nF or smaller. These values will allow the watchdog to properly drive the XRSn pin to V<sub>OL</sub> within 512 OSCCLK cycles when the watchdog reset is asserted. [Figure 5-4](#) shows the recommended reset circuit.




Figure 5-4. Reset Circuit



### 5.8.2.1 Reset Sources

The following reset sources exist on this device: XRSn, WDRSn, NMIWDRSn, SYSRSn, SCCRESET, ECAT\_RESET\_OUT, SIMRESET\_XRSn, and SIMRESET\_CPU1RSn. See the Reset Signals table in the System Control chapter of the [TMS320F2838x Microcontrollers Technical Reference Manual](#).

The parameter  $t_{h(\text{boot-mode})}$  must account for a reset initiated from any of these sources.

#### CAUTION

Some reset sources are internally driven by the device. Some of these sources will drive XRSn low. Use this to disable any other devices driving the boot pins. The  $\overline{\text{SCCRESET}}$  and debugger reset sources do not drive XRSn; therefore, the pins used for boot mode should not be actively driven by other devices in the system. The boot configuration has a provision for changing the boot pins in OTP; for more details, see the [TMS320F2838x Microcontrollers Technical Reference Manual](#).

### 5.8.2.2 Reset Electrical Data and Timing

[Table 5-3](#) lists the reset (XRSn) timing requirements. [Table 5-4](#) lists the reset (XRSn) switching characteristics. [Figure 5-5](#) shows the power-on reset. [Figure 5-6](#) shows the warm reset.


**Table 5-3. Reset (XRSn) Timing Requirements**

		MIN	MAX	UNIT
$t_{h(\text{boot-mode})}$	Hold time for boot-mode pins	1.5		ms
$t_{w(\text{RSL2})}$	Pulse duration, XRSn low on warm reset	3.2		$\mu\text{s}$

**Table 5-4. Reset (XRSn) Switching Characteristics**


over recommended operating conditions (unless otherwise noted)

PARAMETER		MIN	TYP	MAX	UNIT
$t_{w(\text{RSL1})}$	Pulse duration, XRSn driven low by device after supplies are stable		100		$\mu\text{s}$
$t_{w(\text{WDRS})}$	Pulse duration, reset pulse generated by watchdog		$512t_{c(\text{OSCCLK})}$		cycles



- A. The XRSn pin can be driven externally by a supervisor or an external pullup resistor, see [Table 4-1](#).
- B. After reset from any source (see [Section 5.8.2.1](#)), the boot ROM code samples Boot Mode pins. Based on the status of the Boot Mode pin, the boot code branches to destination memory or boot code function. If boot ROM code executes after power-on conditions (in debugger environment), the boot code execution time is based on the current SYSCLK speed. The SYSCLK will be based on user environment and could be with or without PLL enabled.

**Figure 5-5. Power-on Reset**



- A. After reset from any source (see [Section 5.8.2.1](#)), the Boot ROM code samples BOOT Mode pins. Based on the status of the Boot Mode pin, the boot code branches to destination memory or boot code function. If Boot ROM code executes after power-on conditions (in debugger environment), the Boot code execution time is based on the current SYSCLK speed. The SYSCLK will be based on user environment and could be with or without PLL enabled.

**Figure 5-6. Warm Reset**

### 5.8.3 Clock Specifications

#### 5.8.3.1 Clock Sources

Table 5-5 lists four possible clock sources. Figure 5-7 provides an overview of the device's clocking system.

**Table 5-5. Possible Reference Clock Sources**

CLOCK SOURCE	MODULES CLOCKED	COMMENTS
INTOSC1	Can be used to provide clock for: <ul style="list-style-type: none"> <li>• Watchdog block</li> <li>• Main PLL</li> <li>• CPU-Timer 2</li> </ul>	Internal oscillator 1. Zero-pin overhead 10-MHz internal oscillator.
INTOSC2 <sup>(1)</sup>	Can be used to provide clock for: <ul style="list-style-type: none"> <li>• Main PLL</li> <li>• Auxiliary PLL</li> <li>• CPU-Timer 2</li> </ul>	Internal oscillator 2. Zero-pin overhead 10-MHz internal oscillator.
XTAL	Can be used to provide clock for: <ul style="list-style-type: none"> <li>• Main PLL</li> <li>• Auxiliary PLL</li> <li>• CPU-Timer 2</li> </ul>	External crystal or resonator connected between the X1 and X2 pins or single-ended clock connected to the X1 pin.
AUXCLKIN	Can be used to provide clock for: <ul style="list-style-type: none"> <li>• Auxiliary PLL</li> <li>• CPU-Timer 2</li> </ul>	Single-ended 3.3-V level clock source. GPIO133/AUXCLKIN pin should be used to provide the input clock.

(1) On reset, internal oscillator 2 (INTOSC2) is the default clock source for both system PLL (OSCCLK) and auxiliary PLL (AUXOSCCLK).





Figure 5-7. Clocking System

### SYSPLL / AUXPLL



$$f_{PLLRAWCLK} = \frac{f_{OSCCLK}}{(REFDIV + 1)} \times \frac{IMULT}{(ODIV + 1)}$$

$$f_{AUXPLLRAWCLK} = \frac{f_{AUXOSCCLK}}{(REFDIV + 1)} \times \frac{IMULT}{(ODIV + 1)}$$

Figure 5-8. SYSPLL/AUXPLL

### 5.8.3.2 Clock Frequencies, Requirements, and Characteristics

This section provides the frequencies and timing requirements of the input clocks, PLL lock times, frequencies of the internal clocks, and the frequency and switching characteristics of the output clock.

#### 5.8.3.2.1 Input Clock Frequency and Timing Requirements, PLL Lock Times

Table 5-6 lists the frequency requirements for the input clocks. Table 5-7 lists the XTAL oscillator characteristics. Table 5-8 and Table 5-9 list the timing requirements for the input clocks. Table 5-10 lists the PLL lock times for SYSPLL and AUXPLL.

**Table 5-6. Input Clock Frequency**

		MIN	MAX	UNIT
$f_{(XTAL)}$	Frequency, X1/X2, from external crystal or resonator	10	20	MHz
$f_{(X1)}$	Frequency, X1, from external oscillator	10	25	MHz
$f_{(AUXI)}$	Frequency, AUXCLKIN, from external oscillator	10	60	MHz

**Table 5-7. XTAL Oscillator Characteristics**

over recommended operating conditions (unless otherwise noted)

PARAMETER		MIN	TYP	MAX	UNIT
X1 $V_{IL}$	Valid low-level input voltage	-0.3		0.3 * VDDIO	V
X1 $V_{IH}$	Valid high-level input voltage	0.7 * VDDIO		VDDIO + 0.3	V

**Table 5-8. X1 Timing Requirements**

		MIN	MAX	UNIT
$t_{f(X1)}$	Fall time, X1		6	ns
$t_{r(X1)}$	Rise time, X1		6	ns
$t_{w(X1L)}$	Pulse duration, X1 low as a percentage of $t_{c(X1)}$	45%	55%	
$t_{w(X1H)}$	Pulse duration, X1 high as a percentage of $t_{c(X1)}$	45%	55%	

**Table 5-9. AUXCLKIN Timing Requirements**

		MIN	MAX	UNIT
$t_{f(AUXI)}$	Fall time, AUXCLKIN		6	ns
$t_{r(AUXI)}$	Rise time, AUXCLKIN		6	ns
$t_{w(AUXL)}$	Pulse duration, AUXCLKIN low as a percentage of $t_{c(XCI)}$	45%	55%	
$t_{w(AUXH)}$	Pulse duration, AUXCLKIN high as a percentage of $t_{c(XCI)}$	45%	55%	

**Table 5-10. APLL Characteristics**

over operating free-air temperature range (unless otherwise noted)

PARAMETER	MIN	TYP	MAX	UNIT
<b>PLL Lock Time</b>				
SYSPLL / AUXPLL Lock time <sup>(1)</sup>			$5\mu s + (1024 * (REFDIV + 1) * t_{c(OSCCLK)})$	$\mu s$

(1) The PLL lock time here defines the typical time that takes for the PLL to lock once PLL is enabled (SYSPLLCTL1[PLLENA]=1 or AUXPLLCTL1[PLLENA]=1). Additional time to verify the PLL clock using Dual Clock Comparator (DCC) is not accounted here. TI recommends using the latest example software from C2000Ware for initializing the PLLs. For the system PLL, see InitSysPll() or SysCtl\_setClock(). For the auxiliary PLL, see InitAuxPll() or SysCtl\_setAuxClock().

### 5.8.3.2.2 Internal Clock Frequencies

Table 5-11 provides the clock frequencies for the internal clocks. Up to 1000 ppm of variation is accounted for in the frequencies below when using an external clock source such as a crystal or resonator.

**Table 5-11. Internal Clock Frequencies**

		MIN	TYP	MAX	UNIT
$f_{i(\text{SYSCLK})}$	Frequency, device (system) clock	2		200	MHz
$t_{c(\text{SYSCLK})}$	Period, device (system) clock	5		500	ns
$f_{i(\text{CMCLK})}$	Frequency, Connectivity Manager (CM) clock	2		125	MHz
$t_{c(\text{CMCLK})}$	Period, Connectivity Manager (CM) clock	8		500	ns
$f_{i(\text{INTCLK})}$	Frequency, system PLL going into VCO (after REFDIV) <sup>(1)</sup>	10		25	MHz
$f_{i(\text{VCOCLK})}$	Frequency, system PLL VCO (before ODIV)	220		600	MHz
$f_{i(\text{PLLRAWCLK})}$	Frequency, system PLL output (before SYSCLK divider)	6		400	MHz
$f_{i(\text{AUXINTCLK})}$	Frequency, auxiliary PLL going into VCO (after REFDIV)	10		25	MHz
$f_{i(\text{AUXVCOCLK})}$	Frequency, auxiliary PLL VCO (before ODIV)	220		600	MHz
$f_{i(\text{AUXPLLRAWCLK})}$	Frequency, auxiliary PLL output (before AUXCLK divider)	6		400	MHz
$f_{i(\text{PLL})}$	Frequency, PLLSYSCLK	2		200	MHz
$f_{i(\text{PLL\_LIMP})}$	Frequency, PLL Limp Frequency <sup>(2)</sup>		45/(ODIV+1)		MHz
$f_{i(\text{AUXPLL})}$	Frequency, AUXPLLCLK	2		150	MHz
$f_{i(\text{AUXPLL\_LIMP})}$	Frequency, AUXPLL Limp Frequency <sup>(3)</sup>		45/(ODIV+1)		MHz
$f_{i(\text{LSP})}$	Frequency, LSPCLK	2		200	MHz
$t_{c(\text{LSPCLK})}$	Period, LSPCLK	5		500	ns
$f_{i(\text{OSCCLK})}$	Frequency, OSCCLK (INTOSC1 or INTOSC2 or XTAL or X1)		See respective clock		MHz
$f_{i(\text{AUXOSCCLK})}$	Frequency, auxiliary OSCCLK (INTOSC1 or INTOSC2 or XTAL or X1 or AUXCLKIN)		See respective clock		MHz
$f_{i(\text{EPWM})}$	Frequency, EPWMCLK			200	MHz
$f_{i(\text{HRPWM})}$	Frequency, HRPWMCLK	60		200	MHz

(1) INTOSC1 and INTOSC2 with +/-3% resolution can be used as a Reference Clock to PLL

(2) PLL output frequency when OSCCLK is dead (Loss of OSCCLK causes PLL to Limp)

(3) PLL output frequency when AUXOSCCLK is dead (Loss of AUXOSCCCLK causes AUXPLL to Limp)

### 5.8.3.2.3 Output Clock Frequency and Switching Characteristics

Table 5-12 lists the frequency and switching characteristics of the output clock, XCLKOUT.

**Table 5-12. XCLKOUT Switching Characteristics (PLL Bypassed or Enabled)<sup>(1)(2)</sup>**

over recommended operating conditions (unless otherwise noted)

PARAMETER		MIN	MAX	UNIT
$t_{f(\text{XCO})}$	Fall time, XCLKOUT		5	ns
$t_{r(\text{XCO})}$	Rise time, XCLKOUT		5	ns
$t_{w(\text{XCOL})}$	Pulse duration, XCLKOUT low	H – 2	H + 2	ns
$t_{w(\text{XCOH})}$	Pulse duration, XCLKOUT high	H – 2	H + 2	ns
$f_{i(\text{XCO})}$	Frequency, XCLKOUT		50	MHz

(1) A load of 40 pF is assumed for these parameters.

(2)  $H = 0.5t_{c(\text{XCO})}$

### 5.8.3.3 Input Clocks

In addition to the internal 0-pin oscillators, multiple external clock source options are available. Figure 5-9 shows the recommended methods of connecting crystals, resonators, and oscillators to pins X1/X2 (also referred to as XTAL) and AUXCLKIN.




Figure 5-9. Connecting Input Clocks to a 2838x Device



### 5.8.3.4 Crystal Oscillator

When using a quartz crystal, it may be necessary to include a damping resistor ( $R_D$ ) in the crystal circuit to prevent over-driving the crystal (drive level can be found in the crystal data sheet). In higher-frequency applications (10 MHz or greater),  $R_D$  is generally not required. If a damping resistor is required,  $R_D$  should be as small as possible because the size of the resistance affects start-up time (smaller  $R_D$  = faster start-up time). TI recommends that the crystal manufacturer characterize the crystal with the application board. [Table 5-13](#) lists the crystal oscillator parameters. [Table 5-14](#) lists the crystal equivalent series resistance (ESR) requirements. [Table 5-15](#) lists the crystal oscillator electrical characteristics.

**Table 5-13. Crystal Oscillator Parameters**

		MIN	MAX	UNIT
CL1, CL2	Load capacitance	12	24	pF
C0	Crystal shunt capacitance		7	pF

**Table 5-14. Crystal Equivalent Series Resistance (ESR) Requirements<sup>(1)</sup>**

CRYSTAL FREQUENCY (MHz)	MAXIMUM ESR ( $\Omega$ ) (CL1 = CL2 = 12 pF)	MAXIMUM ESR ( $\Omega$ ) (CL1 = CL2 = 24 pF)
10	55	110
12	50	95
14	50	90
16	45	75
18	45	65
20	45	50

(1) ESR = Negative Resistance/3

**Table 5-15. Crystal Oscillator Electrical Characteristics**

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Start-up time <sup>(1)</sup>	f = 10 MHz	ESR MAX = 110 $\Omega$ CL1 = CL2 = 24 pF C0 = 7 pF		4		ms
	f = 20 MHz	ESR MAX = 50 $\Omega$ CL1 = CL2 = 24 pF C0 = 7 pF		2		ms
Crystal drive level (DL)					1	mW

(1) Start-up time is dependent on the crystal and tank circuit components. TI recommends that the crystal vendor characterize the application with the chosen crystal.

### 5.8.3.5 Internal Oscillators

All F2838x devices contain two independent internal oscillators, referred to as INTOSC1 and INTOSC2. By default, both oscillators are enabled at power up. INTOSC2 is set as the source for the system reference clock (OSCCLK) and INTOSC1 is set as the backup clock source. INTOSC1 can also be manually configured as the system reference clock (OSCCLK).

Table 5-16 provides the electrical characteristics of the internal oscillators to determine if this module meets the clocking requirements of the application.

**NOTE**

This oscillator cannot be used as the PLL source if the PLLSYSCLK is configured to frequencies above 194 MHz.

**Table 5-16. INTOSC Characteristics**

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{\text{INTOSC}}$	Frequency, INTOSC1 and INTOSC2		9.7	10	10.3	MHz
$f_{\text{INTOSC-STABILITY}}$	Frequency stability at room temperature	30°C, Nominal VDD		±0.1		%
	Frequency stability over VDD	30°C		±0.2		%
$t_{\text{INTOSC-ST}}$	Start-up and settling time				20	µs

### 5.8.4 Flash Parameters

The on-chip flash memory is tightly integrated to the CPU, allowing code execution directly from flash through 128-bit-wide prefetch reads and a pipeline buffer. Flash performance for sequential code is equal to execution from RAM. Factoring in discontinuities, most applications will run with an efficiency of approximately 80% relative to code executing from RAM.

This device also has an One-Time-Programmable (OTP) sector used for the dual code security module (DCSM), which cannot be erased after it is programmed.

Table 5-17 lists the minimum required flash wait states at different frequencies. Table 5-18 lists the flash parameters.

**Table 5-17. Flash Wait States**

CPUCLK (MHz)		MINIMUM WAIT STATES <sup>(1)</sup>
EXTERNAL OSCILLATOR OR CRYSTAL	INTOSC1 OR INTOSC2	
150 < CPUCLK ≤ 200	145 < CPUCLK ≤ 194	3
100 < CPUCLK ≤ 150	97 < CPUCLK ≤ 145	2
50 < CPUCLK ≤ 100	48 < CPUCLK ≤ 97	1
CPUCLK ≤ 50	CPUCLK ≤ 48	0

(1) Minimum required FRDCTRL[RWAIT].

**Table 5-18. Flash Parameters**

PARAMETER		MIN	TYP	MAX	UNIT
Program Time <sup>(1)</sup>	128 data bits + 16 ECC bits		40	300	μs
	8KW sector		90	180	ms
Program Time <sup>(1)</sup>	32KW sector		360	720	ms
EraseTime <sup>(2)</sup> at < 25 cycles	8KW sector		25	50	ms
EraseTime <sup>(2)</sup> at < 25 cycles	32KW sector		30	55	ms
EraseTime <sup>(2)</sup> at 20K cycles	8KW sector		105	4000	ms
EraseTime <sup>(2)</sup> at 20K cycles	32KW sector		110	4000	ms
N <sub>wec</sub> Write/Erase Cycles				20000	cycles
t <sub>retention</sub> Data retention duration at T <sub>J</sub> = 85°C		20			years

(1) Program time is at the maximum device frequency. Program time includes overhead of the flash state machine but does not include the time to transfer the following into RAM:

- Code that uses flash API to program the flash
- Flash API itself
- Flash data to be programmed

In other words, the time indicated in this table is applicable after all the required code/data is available in the device RAM, ready for programming. The transfer time will significantly vary depending on the speed of the emulator used.

Program time calculation is based on programming 144 bits at a time at the specified operating frequency. Program time includes Program verify by the CPU. The program time does not degrade with write/erase (W/E) cycling, but the erase time does.

Erase time includes Erase verify by the CPU and does not involve any data transfer.

(2) Erase time includes Erase verify by the CPU.

#### NOTE

The Main Array flash programming must be aligned to 64-bit address boundaries and each 64-bit word may only be programmed once per write/erase cycle. For more details, see the "Flash: Minimum Programming Word Size" advisory in the [TMS320F2838x MCUs Silicon Errata](#).

### 5.8.5 Emulation/JTAG

The JTAG port has five dedicated pins: TRSTn, TMS, TDI, TDO, and TCK. The TRSTn signal should always be pulled down through a 2.2-kΩ pulldown resistor on the board. This MCU does not support the EMU0 and EMU1 signals that are present on 14-pin and 20-pin emulation headers. These signals should always be pulled up at the emulation header through a pair of board pullup resistors ranging from 2.2 kΩ to 4.7 kΩ (depending on the drive strength of the debugger ports). Typically, a 2.2-kΩ value is used.

See [Figure 5-10](#) to see how the 14-pin JTAG header connects to the MCU's JTAG port signals. [Figure 5-11](#) shows how to connect to the 20-pin header. The 20-pin JTAG header terminals EMU2, EMU3, and EMU4 are not used and should be grounded.

The PD (Power Detect) terminal of the JTAG debug probe header should be connected to the board 3.3-V supply. Header GND terminals should be connected to board ground. TDIS (Cable Disconnect Sense) should also be connected to board ground. The JTAG clock should be looped from the header TCK output terminal back to the RTCK input terminal of the header (to sense clock continuity by the JTAG debug probe). Header terminal RESETn is an open-drain output from the JTAG debug probe header that enables board components to be reset through JTAG debug probe commands (available only through the 20-pin header).

Typically, no buffers are needed on the JTAG signals when the distance between the MCU target and the JTAG header is smaller than 6 inches (15.24 cm), and no other devices are present on the JTAG chain. Otherwise, each signal should be buffered. Additionally, for most JTAG debug probe operations at 10 MHz, no series resistors are needed on the JTAG signals. However, if high emulation speeds are expected, 22-Ω resistors should be placed in series on each JTAG signal.

For more information about hardware breakpoints and watchpoints, see [Hardware Breakpoints and Watchpoints for C28x in CCS](#).

For more information about JTAG emulation, see the [XDS Target Connection Guide](#).




Figure 5-10. Connecting to the 14-Pin JTAG Header




Figure 5-11. Connecting to the 20-Pin JTAG Header

### 5.8.5.1 JTAG Electrical Data and Timing

Table 5-19 lists the JTAG timing requirements. Table 5-20 lists the JTAG switching characteristics. Figure 5-12 shows the JTAG timing.


**Table 5-19. JTAG Timing Requirements**

NO.			MIN	MAX	UNIT
1	$t_c(\text{TCK})$	Cycle time, TCK	66.66		ns
1a	$t_w(\text{TCKH})$	Pulse duration, TCK high (40% of $t_c$ )	26.66		ns
1b	$t_w(\text{TCKL})$	Pulse duration, TCK low (40% of $t_c$ )	26.66		ns
3	$t_{su}(\text{TDI-TCKH})$	Input setup time, TDI valid to TCK high	13		ns
	$t_{su}(\text{TMS-TCKH})$	Input setup time, TMS valid to TCK high	13		
4	$t_h(\text{TCKH-TDI})$	Input hold time, TDI valid from TCK high	11		ns
	$t_h(\text{TCKH-TMS})$	Input hold time, TMS valid from TCK high	11		

**Table 5-20. JTAG Switching Characteristics**

over recommended operating conditions (unless otherwise noted)

NO.	PARAMETER	MIN	MAX	UNIT
2	$t_d(\text{TCKL-TDO})$	6	30	ns



**Figure 5-12. JTAG Timing**

## 5.8.6 GPIO Electrical Data and Timing

The peripheral signals are multiplexed with general-purpose input/output (GPIO) signals. On reset, GPIO pins are configured as inputs. For specific inputs, the user can also select the number of input qualification cycles to filter unwanted noise glitches.

The GPIO module contains an Output X-BAR which allows an assortment of internal signals to be routed to a GPIO in the GPIO mux positions denoted as OUTPUTXBARx. The GPIO module also contains an Input X-BAR which is used to route signals from any GPIO input to different IP blocks such as the ADC(s), eCAP(s), ePWM(s), and external interrupts. For more details, see the X-BAR chapter in the [TMS320F2838x Microcontrollers Technical Reference Manual](#).

### 5.8.6.1 GPIO - Output Timing


Table 5-21 lists the general-purpose output switching characteristics. Figure 5-13 shows the general-purpose output timing.

**Table 5-21. General-Purpose Output Switching Characteristics**

over recommended operating conditions (unless otherwise noted)

PARAMETER			MIN	MAX	UNIT
$t_{r(GPO)}$	Rise time, GPIO switching low to high	All GPIOs		8 <sup>(1)</sup>	ns
$t_{f(GPO)}$	Fall time, GPIO switching high to low	All GPIOs		8 <sup>(1)</sup>	ns
$t_{fGPO}$	Toggle frequency, GPIO pins			50	MHz

(1) Rise time and fall time vary with load. These values assume a 40-pF load.



**Figure 5-13. General-Purpose Output Timing**

### 5.8.6.2 GPIO - Input Timing


Table 5-22 lists the general-purpose input timing requirements. Figure 5-14 shows the sampling mode.

**Table 5-22. General-Purpose Input Timing Requirements**

			MIN	MAX	UNIT
$t_{w(SP)}$	Sampling period	QUALPRD = 0	$1t_{c(SYCLK)}$		cycles
		QUALPRD $\neq$ 0	$2t_{c(SYCLK)} * QUALPRD$		cycles
$t_{w(IQSW)}$	Input qualifier sampling window		$t_{w(SP)} * (n^{(1)} - 1)$		cycles
$t_{w(GPI)}^{(2)}$	Pulse duration, GPIO low/high	Synchronous mode	$2t_{c(SYCLK)}$		cycles
		With input qualifier	$t_{w(IQSW)} + t_{w(SP)} + 1t_{c(SYCLK)}$		cycles

(1) "n" represents the number of qualification samples as defined by GPxQSELn register.

(2) For  $t_{w(GPI)}$ , pulse width is measured from  $V_{IL}$  to  $V_{IL}$  for an active low signal and  $V_{IH}$  to  $V_{IH}$  for an active high signal.



- This glitch will be ignored by the input qualifier. The QUALPRD bit field specifies the qualification sampling period. It can vary from 00 to 0xFF. If QUALPRD = 00, then the sampling period is 1 SYCLK cycle. For any other value "n", the qualification sampling period is 2n SYCLK cycles (that is, at every 2n SYCLK cycles, the GPIO pin will be sampled).
- The qualification period selected through the GPxCTRL register applies to groups of 8 GPIO pins.
- The qualification block can take either three or six samples. The GPxQSELn Register selects which sample mode is used.
- In the example shown, for the qualifier to detect the change, the input should be stable for 10 SYCLK cycles or greater. In other words, the inputs should be stable for  $(5 \times QUALPRD \times 2)$  SYCLK cycles. This would ensure 5 sampling periods for detection to occur. Because external signals are driven asynchronously, an 13-SYCLK-wide pulse ensures reliable recognition.

**Figure 5-14. Sampling Mode**



### 5.8.6.3 Sampling Window Width for Input Signals

The following section summarizes the sampling window width for input signals for various input qualifier configurations.

Sampling frequency denotes how often a signal is sampled with respect to SYSCLK.

$$\text{Sampling frequency} = \text{SYSCLK}/(2 \times \text{QUALPRD}), \text{ if } \text{QUALPRD} \neq 0 \quad (1)$$

$$\text{Sampling frequency} = \text{SYSCLK}, \text{ if } \text{QUALPRD} = 0 \quad (2)$$

$$\text{Sampling period} = \text{SYSCLK cycle} \times 2 \times \text{QUALPRD}, \text{ if } \text{QUALPRD} \neq 0 \quad (3)$$

In [Equation 1](#), [Equation 2](#), and [Equation 3](#), SYSCLK cycle indicates the time period of SYSCLK.

$$\text{Sampling period} = \text{SYSCLK cycle}, \text{ if } \text{QUALPRD} = 0$$

In a given sampling window, either 3 or 6 samples of the input signal are taken to determine the validity of the signal. This is determined by the value written to GPxQSELn register.

#### Case 1:

Qualification using 3 samples

$$\text{Sampling window width} = (\text{SYSCLK cycle} \times 2 \times \text{QUALPRD}) \times 2, \text{ if } \text{QUALPRD} \neq 0$$

$$\text{Sampling window width} = (\text{SYSCLK cycle}) \times 2, \text{ if } \text{QUALPRD} = 0$$


#### Case 2:

Qualification using 6 samples

$$\text{Sampling window width} = (\text{SYSCLK cycle} \times 2 \times \text{QUALPRD}) \times 5, \text{ if } \text{QUALPRD} \neq 0$$

$$\text{Sampling window width} = (\text{SYSCLK cycle}) \times 5, \text{ if } \text{QUALPRD} = 0$$

[Figure 5-15](#) shows the general-purpose input timing.



**Figure 5-15. General-Purpose Input Timing**

### 5.8.7 Interrupts

Figure 5-16 provides a high-level view of the interrupt architecture.

As shown in Figure 5-16, the devices support five external interrupts (XINT1 to XINT5) that can be mapped onto any of the GPIO pins.

In this device, 16 ePIE block interrupts are grouped into 1 CPU interrupt. In total, there are 12 CPU interrupt groups, with 16 interrupts per group.




Figure 5-16. External and ePIE Interrupt Sources

### 5.8.7.1 External Interrupt (XINT) Electrical Data and Timing

Table 5-23 lists the external interrupt timing requirements. Table 5-24 lists the external interrupt switching characteristics. Figure 5-17 shows the external interrupt timing.

**Table 5-23. External Interrupt Timing Requirements<sup>(1)</sup>**

			MIN	MAX	UNIT
$t_{w(INT)}$	Pulse duration, INT input low/high	Synchronous	$2t_{c(SYSCCLK)}$		cycles
		With qualifier	$t_{w(IQSW)} + t_{w(SP)} + 1t_{c(SYSCCLK)}$		cycles

(1) For an explanation of the input qualifier parameters, see Table 5-22.


**Table 5-24. External Interrupt Switching Characteristics<sup>(1)</sup>**

over recommended operating conditions (unless otherwise noted)

PARAMETER		MIN	MAX	UNIT
$t_{d(INT)}$	Delay time, INT low/high to interrupt-vector fetch <sup>(2)</sup>	$t_{w(IQSW)} + 14t_{c(SYSCCLK)}$	$t_{w(IQSW)} + t_{w(SP)} + 14t_{c(SYSCCLK)}$	cycles

(1) For an explanation of the input qualifier parameters, see Table 5-22.

(2) This assumes that the ISR is in a single-cycle memory.



**Figure 5-17. External Interrupt Timing**

### 5.8.8 Low-Power Modes

This device has two clock-gating low-power modes.

Further details, as well as the entry and exit procedure, for all of the low-power modes can be found in the Low Power Modes section of the [TMS320F2838x Microcontrollers Technical Reference Manual](#).

#### 5.8.8.1 Clock-Gating Low-Power Modes

IDLE and STANDBY modes on this device are similar to those on other C28x devices. [Table 5-25](#) describes the effect on the system when any of the clock-gating low-power modes are entered.

**Table 5-25. Effect of Clock-Gating Low-Power Modes on the Device**

MODULES/CLOCK DOMAIN	CPU1 IDLE	CPU1 STANDBY	CPU2 IDLE	CPU2 STANDBY
CPU1.CLKIN	Active	Gated	N/A	N/A
CPU1.SYSCLK	Active	Gated	N/A	N/A
CPU1.CPUCLK	Gated	Gated	N/A	N/A
CPU2.CLKIN	N/A	N/A	Active	Gated
CPU2.SYSCLK	N/A	N/A	Active	Gated
CPU2.CPUCLK	N/A	N/A	Gated	Gated
Clock to modules Connected to PERx.SYSCLK	Active	Gated if CPUSEL.PERx = CPU1	Active	Gated if CPUSEL.PERx = CPU2
CPU1.WDCLK	Active	Active	N/A	N/A
CPU2.WDCLK	N/A	N/A	Active	Active
AUXPLLCLK	Active	Active	Active	Active
PLL	Powered	Powered	Powered	Powered
INTOSC1	Powered	Powered	Powered	Powered
INTOSC2	Powered	Powered	Powered	Powered
Flash <sup>(1)</sup>	Powered	Powered	Powered	Powered
X1/X2 Crystal Oscillator	Powered	Powered	Powered	Powered

(1) Entering any of the low-power modes does not automatically power down the flash. The application should always power down the flash memory before entering a low-power mode.

### 5.8.8.2 Low-Power Mode Wakeup Timing

Table 5-26 lists the IDLE mode timing requirements, Table 5-27 lists the switching characteristics, and Figure 5-18 shows the timing diagram for IDLE mode.

**Table 5-26. IDLE Mode Timing Requirements<sup>(1)</sup>**

			MIN	MAX	UNIT
$t_{w(WAKE)}$	Pulse duration, external wake-up signal	Without input qualifier	$2t_{c(SYSCLK)}$		cycles
		With input qualifier	$2t_{c(SYSCLK)} + t_{w(IQSW)}$		

(1) For an explanation of the input qualifier parameters, see Table 5-22.

**Table 5-27. IDLE Mode Switching Characteristics<sup>(1)</sup>**


over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
$t_{d(WAKE-IDLE)}$	Delay time, external wake signal to program execution resume <sup>(2)</sup>	Wakeup from Flash (Flash module in active state)	Without input qualifier	$40t_{c(SYSCLK)}$	cycles
		With input qualifier	$40t_{c(SYSCLK)} + t_{w(WAKE)}$	cycles	
	Wakeup from Flash (Flash module in sleep state)	Without input qualifier	$6700t_{c(SYSCLK)}$ <sup>(3)</sup>	cycles	
		With input qualifier	$6700t_{c(SYSCLK)}$ <sup>(3)</sup> + $t_{w(WAKE)}$	cycles	
	Wakeup from RAM	Without input qualifier	$25t_{c(SYSCLK)}$	cycles	
		With input qualifier	$25t_{c(SYSCLK)} + t_{w(WAKE)}$	cycles	

(1) For an explanation of the input qualifier parameters, see Table 5-22.

(2) This is the time taken to begin execution of the instruction that immediately follows the IDLE instruction. Execution of an ISR (triggered by the wake-up signal) involves additional latency.

(3) This value is based on the flash power-up time, which is a function of the SYSCLK frequency, flash wait states (RWAIT), and FPAC1[PSLEEP]. This value can be realized when SYSCLK is 200 MHz, RWAIT is 3, and FPAC1[PSLEEP] is 0x860.



A. WAKE can be any enabled interrupt,  $\overline{WDINT}$  or XRSn. After the IDLE instruction is executed, a delay of five OSCCLK cycles (minimum) is needed before the wake-up signal could be asserted.

**Figure 5-18. IDLE Entry and Exit Timing Diagram**

Table 5-28 lists the STANDBY mode timing requirements, Table 5-29 lists the switching characteristics, and Figure 5-19 shows the timing diagram for STANDBY mode.

**Table 5-28. STANDBY Mode Timing Requirements**

			MIN	MAX	UNIT
$t_{w(WAKE-INT)}$	Pulse duration, external wake-up signal	QUALSTDBY = 0   $2t_{c(OSCCLK)}$	$3t_{c(OSCCLK)}$		cycles
		QUALSTDBY > 0   $(2 + QUALSTDBY)t_{c(OSCCLK)}$ <sup>(1)</sup>	$(2 + QUALSTDBY) * t_{c(OSCCLK)}$		

(1) QUALSTDBY is a 6-bit field in the LPMCR register.


**Table 5-29. STANDBY Mode Switching Characteristics**

over recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
$t_{d(IDLE-XCOS)}$	Delay time, IDLE instruction executed to XCLKOUT stop		$16t_{c(INTOSC1)}$	cycles
$t_{d(WAKE-STBY)}$	Wakeup from flash (Flash module in active state)		$175t_{c(SYSCCLK)} + t_{w(WAKE-INT)}$	cycles
$t_{d(WAKE-STBY)}$	Delay time, external wake signal to program execution resume <sup>(1)</sup> Wakeup from flash (Flash module in sleep state)		$6700t_{c(SYSCCLK)}$ <sup>(2)</sup> + $t_{w(WAKE-INT)}$	cycles
$t_{d(WAKE-STBY)}$	Wakeup from RAM		$3t_{c(OSC)} + 15t_{c(SYSCCLK)} + t_{w(WAKE-INT)}$	cycles

(1) This is the time taken to begin execution of the instruction that immediately follows the IDLE instruction. Execution of an ISR (triggered by the wake-up signal) involves additional latency.

(2) This value is based on the flash power-up time, which is a function of the SYSCCLK frequency, flash wait states (RWAIT), and FPAC1[PSLEEP]. This value can be realized when SYSCCLK is 200 MHz, RWAIT is 3, and FPAC1[PSLEEP] is 0x860.



- A. IDLE instruction is executed to put the device into STANDBY mode.
- B. The LPM block responds to the STANDBY signal, SYSCLK is held for a maximum 16 INTOSC1 clock cycles before being turned off. This delay enables the CPU pipeline and any other pending operations to flush properly.
- C. Clock to the peripherals are turned off. However, the PLL and watchdog are not shut down. The device is now in STANDBY mode. After the IDLE instruction is executed, a delay of five OSCCLK cycles (minimum) is needed before the wake-up signal could be asserted.
- D. The external wake-up signal is driven active.
- E. The wake-up signal fed to a GPIO pin to wake up the device must meet the minimum pulse width requirement. Furthermore, this signal must be free of glitches. If a noisy signal is fed to a GPIO pin, the wakeup behavior of the device will not be deterministic and the device may not exit low-power mode for subsequent wakeup pulses.
- F. After a latency period, the STANDBY mode is exited.
- G. Normal execution resumes. The device will respond to the interrupt (if enabled).

**Figure 5-19. STANDBY Entry and Exit Timing Diagram**

## 5.8.9 External Memory Interface (EMIF)

The EMIF provides a means of connecting the CPU to various external storage devices like asynchronous memories (SRAM, NOR flash) or synchronous memory (SDRAM).

### 5.8.9.1 Asynchronous Memory Support

The EMIF supports asynchronous memories:

- SRAMs
- NOR Flash memories

There is an external wait input that allows slower asynchronous memories to extend the memory access. The EMIF module supports up to three chip selects (EMIF\_CS[4:2]). Each chip select has the following individually programmable attributes:

- Data bus width
- Read cycle timings: setup, hold, strobe
- Write cycle timings: setup, hold, strobe
- Bus turnaround time
- Extended wait option with programmable time-out
- Select strobe option

### 5.8.9.2 Synchronous DRAM Support

The EMIF memory controller is compliant with the JESD21-C SDR SDRAMs that use a 32-bit or 16-bit data bus. The EMIF has a single SDRAM chip select (EMIF\_CS[0]).

The address space of the EMIF, for the synchronous memory (SDRAM), lies beyond the 22-bit range of the program address bus and can only be accessed through the data bus, which places a restriction on the C compiler being able to work effectively on data in this space. Therefore, when using SDRAM, the user is advised to copy data (using the DMA) from external memory to RAM before working on it. See the examples in [C2000Ware for C2000 MCUs](#) and the [TMS320F2838x Microcontrollers Technical Reference Manual](#).

SDRAM configurations supported are:

- One-bank, two-bank, and four-bank SDRAM devices
- Devices with 8-, 9-, 10-, and 11-column addresses
- CAS latency of two or three clock cycles
- 16-bit/32-bit data bus width
- 3.3-V LVCMOS interface

Additionally, the EMIF supports placing the SDRAM in self-refresh and power-down modes. Self-refresh mode allows the SDRAM to be put in a low-power state while still retaining memory contents because the SDRAM will continue to refresh itself even without clocks from the microcontroller. Power-down mode achieves even lower power, except the microcontroller must periodically wake up and issue refreshes if data retention is required. The EMIF module does not support mobile SDRAM devices.

On this device, the EMIF does not support burst access for SDRAM configurations. This means every access to an external SDRAM device will have CAS latency.



### 5.8.9.3 EMIF Electrical Data and Timing

#### 5.8.9.3.1 Asynchronous RAM

Table 5-30 lists the EMIF asynchronous memory timing requirements. Table 5-31 lists the EMIF asynchronous memory switching characteristics. Figure 5-20 through Figure 5-23 show the EMIF asynchronous memory timing diagrams.

**Table 5-30. EMIF Asynchronous Memory Timing Requirements<sup>(1)</sup>**

NO.			MIN	MAX	UNIT
<b>Reads and Writes</b>					
	E	EMIF clock period	$t_{c(SYSCLOCK)}$		ns
2	$t_{w(EM\_WAIT)}$	Pulse duration, EMxWAIT assertion and deassertion	2E		ns
<b>Reads</b>					
12	$t_{su(EMDV-EMOEH)}$	Setup time, EMxD[y:0] valid before $\overline{EMxOE}$ high	15		ns
13	$t_{h(EMOEH-EMDIV)}$	Hold time, EMxD[y:0] valid after $\overline{EMxOE}$ high	0		ns
14	$t_{su(EMOEL-EMWAIT)}$	Setup Time, EMxWAIT asserted before end of Strobe Phase <sup>(2)</sup>	4E+20		ns
<b>Writes</b>					
28	$t_{su(EMWEL-EMWAIT)}$	Setup Time, EMxWAIT asserted before end of Strobe Phase <sup>(2)</sup>	4E+20		ns

(1) E = EMxCLK period in ns.

(2) Setup before end of STROBE phase (if no extended wait states are inserted) by which EMxWAIT must be asserted to add extended wait states. Figure 5-21 and Figure 5-23 describe EMIF transactions that include extended wait states inserted during the STROBE phase. However, cycles inserted as part of this extended wait period should not be counted; the 4E requirement is to the start of where the HOLD phase would begin if there were no extended wait cycles.

**Table 5-31. EMIF Asynchronous Memory Switching Characteristics<sup>(1)(2)(3)</sup>**

NO.	PARAMETER		MIN	MAX	UNIT
1	$t_{d(TURNAROUND)}$	Turn around time	(TA)*E-3	(TA)*E+2	ns
<b>Reads</b>					
3	$t_{c(EMRCYCLE)}$	EMIF read cycle time (EW = 0)	(RS+RST+RH)*E-3	(RS+RST+RH)*E+2	ns
		EMIF read cycle time (EW = 1)	(RS+RST+RH+(EWC*16))*E-3	(RS+RST+RH+(EWC*16))*E+2	ns
4	$t_{su(EMCEL-EMOEL)}$	Output setup time, $\overline{EMxCS}[y:2]$ low to $\overline{EMxOE}$ low (SS = 0)	(RS)*E-3	(RS)*E+2	ns
		Output setup time, $\overline{EMxCS}[y:2]$ low to $\overline{EMxOE}$ low (SS = 1)	-3	2	ns
5	$t_{h(EMOEH-EMCEH)}$	Output hold time, $\overline{EMxOE}$ high to $\overline{EMxCS}[y:2]$ high (SS = 0)	(RH)*E-3	(RH)*E	ns
		Output hold time, $\overline{EMxOE}$ high to $\overline{EMxCS}[y:2]$ high (SS = 1)	-3	0	ns
6	$t_{su(EMBAV-EMOEL)}$	Output setup time, EMxBA[y:0] valid to $\overline{EMxOE}$ low	(RS)*E-3	(RS)*E+2	ns
7	$t_{h(EMOEH-EMBAIV)}$	Output hold time, $\overline{EMxOE}$ high to EMxBA[y:0] invalid	(RH)*E-3	(RH)*E	ns
8	$t_{su(EMAV-EMOEL)}$	Output setup time, EMxA[y:0] valid to $\overline{EMxOE}$ low	(RS)*E-3	(RS)*E+2	ns
9	$t_{h(EMOEH-EMAIV)}$	Output hold time, $\overline{EMxOE}$ high to EMxA[y:0] invalid	(RH)*E-3	(RH)*E	ns
10	$t_{w(EMOEL)}$	$\overline{EMxOE}$ active low width (EW = 0)	(RST)*E-1	(RST)*E+1	ns
		$\overline{EMxOE}$ active low width (EW = 1)	(RST+(EWC*16))*E-1	(RST+(EWC*16))*E+1	ns

(1) TA = Turn around, RS = Read setup, RST = Read strobe, RH = Read hold, WS = Write setup, WST = Write strobe, WH = Write hold, MEWC = Maximum external wait cycles. These parameters are programmed through the Asynchronous Bank and Asynchronous Wait Cycle Configuration Registers. These support the following ranges of values: TA[4-1], RS[16-1], RST[64-4], RH[8-1], WS[16-1], WST[64-1], WH[8-1], and MEWC[1-256]. See the [TMS320F2838x Microcontrollers Technical Reference Manual](#) for more information.

(2) E = EMxCLK period in ns.

(3) EWC = external wait cycles determined by EMxWAIT input signal. EWC supports the following range of values. EWC[256-1]. The maximum wait time before time-out is specified by bit field MEWC in the Asynchronous Wait Cycle Configuration Register. See the [TMS320F2838x Microcontrollers Technical Reference Manual](#) for more information.

**Table 5-31. EMIF Asynchronous Memory Switching Characteristics<sup>(1)(2)(3)</sup> (continued)**

NO.	PARAMETER		MIN	MAX	UNIT
11	$t_{d(EMWAITH-EMOEH)}$	Delay time from EMxWAIT deasserted to EMxOE high	$4^*E+10$	$5^*E+15$	ns
29	$t_{su(EMDQMV-EMOEL)}$	Output setup time, EMxDQM[y:0] valid to EMxOE low	$(RS)^*E-3$	$(RS)^*E+2$	ns
30	$t_{h(EMOEH-EMDQMV)}$	Output hold time, $\overline{EMxOE}$ high to EMxDQM[y:0] invalid	$(RH)^*E-3$	$(RH)^*E$	ns
<b>Writes</b>					
15	$t_{c(EMWCYCLE)}$	EMIF write cycle time (EW = 0)	$(WS+WST+WH)^*E-3$	$(WS+WST+WH)^*E+2$	ns
		EMIF write cycle time (EW = 1)	$(WS+WST+WH+(EWC*16))^*E-3$	$(WS+WST+WH+(EWC*16))^*E+2$	ns
16	$t_{su(EMCEL-EMWEL)}$	Output setup time, $\overline{EMxCS}[y:2]$ low to $\overline{EMxWE}$ low (SS = 0)	$(WS)^*E-3$	$(WS)^*E+2$	ns
		Output setup time, $\overline{EMxCS}[y:2]$ low to $\overline{EMxWE}$ low (SS = 1)	-3	2	ns
17	$t_{h(EMWEH-EMCEH)}$	Output hold time, $\overline{EMxWE}$ high to $\overline{EMxCS}[y:2]$ high (SS = 0)	$(WH)^*E-3$	$(WH)^*E$	ns
		Output hold time, $\overline{EMxWE}$ high to $\overline{EMxCS}[y:2]$ high (SS = 1)	-3	0	ns
18	$t_{su(EMDQMV-EMWEL)}$	Output setup time, EMxDQM[y:0] valid to $\overline{EMxWE}$ low	$(WS)^*E-3$	$(WS)^*E+2$	ns
19	$t_{h(EMWEH-EMDQMV)}$	Output hold time, $\overline{EMxWE}$ high to EMxDQM[y:0] invalid	$(WH)^*E-3$	$(WH)^*E$	ns
20	$t_{su(EMBAV-EMWEL)}$	Output setup time, EMxBA[y:0] valid to $\overline{EMxWE}$ low	$(WS)^*E-3$	$(WS)^*E+2$	ns
21	$t_{h(EMWEH-EMBAIV)}$	Output hold time, $\overline{EMxWE}$ high to EMxBA[y:0] invalid	$(WH)^*E-3$	$(WH)^*E$	ns
22	$t_{su(EMAV-EMWEL)}$	Output setup time, EMxA[y:0] valid to $\overline{EMxWE}$ low	$(WS)^*E-3$	$(WS)^*E+2$	ns
23	$t_{h(EMWEH-EMAIIV)}$	Output hold time, $\overline{EMxWE}$ high to EMxA[y:0] invalid	$(WH)^*E-3$	$(WH)^*E$	ns
24	$t_w(EMWEL)$	$\overline{EMxWE}$ active low width (EW = 0)	$(WST)^*E-1$	$(WST)^*E+1$	ns
		$\overline{EMxWE}$ active low width (EW = 1)	$(WST+(EWC*16))^*E-1$	$(WST+(EWC*16))^*E+1$	ns
25	$t_{d(EMWAITH-EMWEH)}$	Delay time from EMxWAIT deasserted to $\overline{EMxWE}$ high	$4^*E+10$	$5^*E+15$	ns
26	$t_{su(EMDV-EMWEL)}$	Output setup time, EMxD[y:0] valid to $\overline{EMxWE}$ low	$(WS)^*E-3$	$(WS)^*E+2$	ns
27	$t_{h(EMWEH-EMDIV)}$	Output hold time, $\overline{EMxWE}$ high to EMxD[y:0] invalid	$(WH)^*E-3$	$(WH)^*E$	ns




Figure 5-20. Asynchronous Memory Read Timing




Figure 5-21. EMxWAIT Read Timing Requirements




Figure 5-22. Asynchronous Memory Write Timing




Figure 5-23.  $\text{EMxWAIT}$  Write Timing Requirements

### 5.8.9.3.2 Synchronous RAM

Table 5-32 lists the EMIF synchronous memory timing requirements. Table 5-33 lists the EMIF synchronous memory switching characteristics. Figure 5-24 and Figure 5-25 show the synchronous memory timing diagrams.

**Table 5-32. EMIF Synchronous Memory Timing Requirements**

NO.			MIN	MAX	UNIT
19	$t_{su}(EMIFDV-EM\_CLKH)$	Input setup time, read data valid on EMxD[y:0] before EMxCLK rising	2		ns
20	$t_h(CLKH-DIV)$	Input hold time, read data valid on EMxD[y:0] after EMxCLK rising	1.5		ns

**Table 5-33. EMIF Synchronous Memory Switching Characteristics**

NO.	PARAMETER		MIN	MAX	UNIT
1	$t_c(CLK)$	Cycle time, EMIF clock EMxCLK	10		ns
2	$t_w(CLK)$	Pulse width, EMIF clock EMxCLK high or low	3		ns
3	$t_d(CLKH-CSV)$	Delay time, EMxCLK rising to $\overline{EMxCS}[y:2]$ valid		8	ns
4	$t_{oh}(CLKH-CSIV)$	Output hold time, EMxCLK rising to $\overline{EMxCS}[y:2]$ invalid	1		ns
5	$t_d(CLKH-DQM)$	Delay time, EMxCLK rising to EMxDQM[y:0] valid		8	ns
6	$t_{oh}(CLKH-DQMIV)$	Output hold time, EMxCLK rising to EMxDQM[y:0] invalid	1		ns
7	$t_d(CLKH-AV)$	Delay time, EMxCLK rising to EMxA[y:0] and EMxBA[y:0] valid		8	ns
8	$t_{oh}(CLKH-AIV)$	Output hold time, EMxCLK rising to EMxA[y:0] and EMxBA[y:0] invalid	1		ns
9	$t_d(CLKH-DV)$	Delay time, EMxCLK rising to EMxD[y:0] valid		8	ns
10	$t_{oh}(CLKH-DIV)$	Output hold time, EMxCLK rising to EMxD[y:0] invalid	1		ns
11	$t_d(CLKH-RASV)$	Delay time, EMxCLK rising to EMxRAS valid		8	ns
12	$t_{oh}(CLKH-RASIV)$	Output hold time, EMxCLK rising to EMxRAS invalid	1		ns
13	$t_d(CLKH-CASV)$	Delay time, EMxCLK rising to EMxCAS valid		8	ns
14	$t_{oh}(CLKH-CASIV)$	Output hold time, EMxCLK rising to EMxCAS invalid	1		ns
15	$t_d(CLKH-WEV)$	Delay time, EMxCLK rising to $\overline{EMxWE}$ valid		8	ns
16	$t_{oh}(CLKH-WEIV)$	Output hold time, EMxCLK rising to $\overline{EMxWE}$ invalid	1		ns
17	$t_d(CLKH-DHZ)$	Delay time, EMxCLK rising to EMxD[y:0] tri-stated		8	ns
18	$t_{oh}(CLKH-DLZ)$	Output hold time, EMxCLK rising to EMxD[y:0] driving	1		ns




Figure 5-24. Basic SDRAM Read Operation




Figure 5-25. Basic SDRAM Write Operation

## 5.9 C28x Analog Peripherals

### 5.9.1 Analog Subsystem

The analog modules on this device include the Analog-to-Digital Converter (ADC), Temperature Sensor, Buffered Digital-to-Analog Converter (DAC), and Comparator Subsystem (CMPSS).

The analog subsystem has the following features:

- Flexible voltage references
  - The ADCs are referenced to VREFH<sub>ix</sub> and VREFLO<sub>x</sub> pins
    - VREFH<sub>ix</sub> pin voltage must be driven in externally
- The buffered DACs are referenced to VREFH<sub>ix</sub> and VSSA
  - Alternately, these DACs can be referenced to the VDAC pin and VSSA
- The comparator DACs are referenced to VDDA and VSSA
  - Alternately, these DACs can be referenced to the VDAC pin and VSSA
- Flexible pin usage
  - Buffered DAC and comparator subsystem functions multiplexed with ADC inputs
- Internal connection to VREFLO on all ADCs for offset self-calibration

Figure 5-26 shows the Analog Subsystem Block Diagram for the 337-ball ZWT package.






Figure 5-26. Analog Subsystem Block Diagram (337-Ball ZWT)

## 5.9.2 Analog-to-Digital Converter (ADC)

The ADC module is a successive approximation (SAR) style ADC with a selectable resolution of either 16 bits or 12 bits. The ADC is composed of a core and a wrapper. The core is composed of the analog circuits, which include the channel select MUX, the sample-and-hold (S/H) circuit, the successive approximation circuits, voltage reference circuits, and other analog support circuits. The wrapper is composed of the digital circuits that configure and control the ADC. These circuits include the logic for programmable conversions, result registers, interfaces to analog circuits, interfaces to the peripheral buses, post-processing circuits, and interfaces to other on-chip modules.

Each ADC module consists of a single sample-and-hold (S/H) circuit. The ADC module is designed to be duplicated multiple times on the same chip, allowing simultaneous sampling or independent operation of multiple ADCs. The ADC wrapper is start-of-conversion (SOC) based (see the SOC Principle of Operation section of the Analog-to-Digital Converter (ADC) chapter in the [TMS320F2838x Microcontrollers Technical Reference Manual](#)).

Each ADC has the following features:

- Selectable resolution of 12 bits or 16 bits
- Ratiometric external reference set by VREFHI and VREFLO pins
- Differential signal conversions (16-bit mode only)
- Single-ended signal conversions
- Input multiplexer with up to 16 channels (single-ended) or 8 channels (differential)
- 16 configurable SOCs
- 16 individually addressable result registers
- Multiple trigger sources
  - S/W: software immediate start
  - All ePWMs: ADCSOC A or B
  - GPIO Input X-BAR INPUT5
  - CPU Timer 0, CPU Timer 1, CPU Timer 2 (from each C28x core present)
  - ADCINT1, ADCINT2
- Four flexible PIE interrupts
- Configurable interrupt placement
- Burst mode
- Four post-processing blocks, each with:
  - Saturating offset calibration
  - Error from setpoint calculation
  - High, low, and zero-crossing compare, with interrupt and ePWM trip capability
  - Trigger-to-sample delay capture

---

### NOTE

Not every channel may be pinned out from all ADCs. See [Section 4](#) to determine which channels are available.

---

Figure 5-27 shows the ADC module block diagram.




Figure 5-27. ADC Module Block Diagram

### 5.9.2.1 ADC Configurability

Some ADC configurations are individually controlled by the SOCs, while others are globally controlled per ADC module. [Table 5-34](#) summarizes the basic ADC options and their level of configurability.

**Table 5-34. ADC Options and Configuration Levels**

OPTIONS	CONFIGURABILITY
Clock	Per module <sup>(1)</sup>
Resolution	Per module <sup>(1)</sup>
Signal mode	Per module
Reference voltage source	Not configurable (external reference only)
Trigger source	Per SOC <sup>(1)</sup>
Converted channel	Per SOC
Acquisition window duration	Per SOC <sup>(1)</sup>
EOC location	Per module
Burst Mode	Per module <sup>(1)</sup>

(1) Writing these values differently to different ADC modules could cause the ADCs to operate asynchronously. For guidance on when the ADCs are operating synchronously or asynchronously, see the Ensuring Synchronous Operation section of the Analog-to-Digital Converter (ADC) chapter in the [TMS320F2838x Microcontrollers Technical Reference Manual](#).

#### 5.9.2.1.1 Signal Mode

The ADC supports two signal modes: single-ended and differential. In single-ended mode, the input voltage to the converter is sampled through a single pin (ADCIN<sub>x</sub>), referenced to VREFLO. In differential signaling mode, the input voltage to the converter is sampled through a pair of input pins, one of which is the positive input (ADCIN<sub>xP</sub>) and the other is the negative input (ADCIN<sub>xN</sub>). The actual input voltage is the difference between the two (ADCIN<sub>xP</sub> – ADCIN<sub>xN</sub>). [Figure 5-28](#) shows the differential signaling mode. [Figure 5-29](#) shows the single-ended signaling mode.




Figure 5-28. Differential Signaling Mode




Figure 5-29. Single-ended Signaling Mode

### 5.9.2.2 ADC Electrical Data and Timing

Table 5-35 lists the ADC operating conditions for the 16-bit differential mode. Table 5-36 lists the ADC characteristics for the 16-bit differential mode. Table 5-37 lists the ADC operating conditions for the 16-bit single-ended mode. Table 5-38 lists the ADC characteristics for the 16-bit single-ended mode. Table 5-39 lists the ADC operating conditions for the 12-bit single-ended mode. Table 5-40 lists the ADC characteristics for the 12-bit single-ended mode. Table 5-41 lists the ADCEXTSOC timing requirements.

**Table 5-35. ADC Operating Conditions (16-bit Differential)**

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ADCCLK (derived from PERx.SYSCLK)		5		50	MHz
Sample rate	200-MHz SYSCLK			1.1	MSPS
Sample window duration (set by ACQPS and PERx.SYSCLK) <sup>(1)</sup>	With 50 $\Omega$ or less $R_s$	320			ns
VREFHI		2.4	2.5 or 3.0	VDDA	V
VREFLO		VSSA	VSSA	VSSA	V
Conversion range		VREFLO		VREFHI	V
ADC input signal common mode voltage <sup>(2)(3)</sup>		VREFCM – 50	VREFCM	VREFCM + 50	mV

(1) The sample window must also be at least as long as 1 ADCCLK cycle for correct ADC operation.

(2)  $VREFCM = (VREFHI + VREFLO)/2$

(3) The VREFCM requirements will not be met if the negative ADC input pin is connected to VSSA or VREFLO.

---

**NOTE**

The ADC inputs should be kept below VDDA + 0.3 V during operation. If an ADC input exceeds this level, the VREF internal to the device may be disturbed, which can impact results for other ADC or DAC inputs using the same VREF.

---



---

**NOTE**

The VREFHI pin must be kept below VDDA for the ADC and DAC to meet specified performance parameters. The VREFHI pin must be kept below VDDA + 0.3 V for functional operation. If the VREFHI pin exceeds VDDA + 0.3 V, a blocking circuit may activate, causing the interval value of VREFHI to float to 0 V internally, giving improper ADC conversion or DAC output.

---

**Table 5-36. ADC Characteristics (16-bit Differential)**

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>General</b>					
ADCCLK Conversion Cycles		29.6		31	ADCCLKs
Power Up Time				500	μs
VREFHI input current			190		μA
External Reference Capacitor Value <sup>(1)</sup>		22			μF
<b>DC Characteristics</b>					
Gain Error		-64	±9	64	LSB
Offset Error		-6	±4	6	LSB
Channel-to-Channel Gain Error			±6		LSB
Channel-to-Channel Offset Error			±3		LSB
ADC-to-ADC Gain Error	Identical VREFHI and VREFLO for all ADCs		±6		LSB
ADC-to-ADC Offset Error	Identical VREFHI and VREFLO for all ADCs		±3		LSB
DNL Error		>-1	±0.5	1	LSB
INL Error		-3.5	±1.0	3.5	LSB
ADC-to-ADC Isolation	VREFHI = 2.5 V, synchronous ADCs	-2		2	LSBs
	VREFHI = 2.5 V, asynchronous ADCs	Not Supported			
<b>AC Characteristics</b>					
SNR <sup>(2)</sup>	VREFHI = 2.5 V, fin = 10 kHz, SYSCLK from X1		90.2		dB
	VREFHI = 2.5 V, fin = 10 kHz, SYSCLK from INTOSC		90.2		
THD <sup>(2)</sup>	VREFHI = 2.5 V, fin = 10 kHz		-105		dB
SFDR <sup>(2)</sup>	VREFHI = 2.5 V, fin = 10 kHz		106		dB
SINAD <sup>(2)</sup>	VREFHI = 2.5 V, fin = 10 kHz, SYSCLK from X1		90.0		dB
	VREFHI = 2.5 V, fin = 10 kHz, SYSCLK from INTOSC		90.0		
ENOB <sup>(2)</sup>	VREFHI = 2.5 V, fin = 10 kHz, SYSCLK from X1, Single ADC		14.65		bits
	VREFHI = 2.5 V, fin = 10 kHz, SYSCLK from X1, synchronous ADCs		14.65		
	VREFHI = 2.5 V, fin = 10 kHz, SYSCLK from X1, asynchronous ADCs		Not Supported		
PSRR	VDD = 1.2-V DC + 200mV DC up to Sine at 1 kHz		77		dB
	VDD = 1.2-V DC + 200 mV Sine at 800 kHz		74		
	VDDA = 3.3-V DC + 200 mV DC up to Sine at 800 kHz		77		
	VDDA = 3.3-V DC + 200 mV Sine at 800 kHz		74		

(1) A ceramic capacitor with package size of 0805 or smaller is preferred. Up to ±20% tolerance is acceptable.

(2) IO activity is minimized on pins adjacent to ADC input and VREFHI pins as part of best practices to reduce capacitive coupling and crosstalk



**Table 5-37. ADC Operating Conditions (16-bit Single-Ended)**

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ADCCLK (derived from PERx.SYSCLK)		5		50	MHz
Sample rate	200-MHz SYSCLK			1.1	MSPS
Sample window duration (set by ACQPS and PERx.SYSCLK) <sup>(1)</sup>	With 50 $\Omega$ or less $R_s$	320			ns
VREFHI		2.4	2.5 or 3.0	VDDA	V
VREFLO		VSSA	VSSA	VSSA	V
Conversion range	External reference	VREFLO		VREFHI	V

(1) The sample window must also be at least as long as 1 ADCCLK cycle for correct ADC operation.

---

**NOTE**

The ADC inputs should be kept below VDDA + 0.3 V during operation. If an ADC input exceeds this level, the VREF internal to the device may be disturbed, which can impact results for other ADC or DAC inputs using the same VREF.

---



---

**NOTE**

The VREFHI pin must be kept below VDDA for the ADC and DAC to meet specified performance parameters. The VREFHI pin must be kept below VDDA + 0.3 V for functional operation. If the VREFHI pin exceeds VDDA + 0.3 V, a blocking circuit may activate, causing the interval value of VREFHI to float to 0 V internally, giving improper ADC conversion or DAC output.

---

**Table 5-38. ADC Characteristics (16-bit Single-Ended)**

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>General</b>					
ADCCLK Conversion Cycles		29.6		31	ADCCLKs
Power Up Time				500	μs
VREFHI input current <sup>(1)</sup>			190		μA
External Reference Capacitor Value <sup>(2)</sup>		22			μF
<b>DC Characteristics</b>					
Gain Error		-64	±20	64	LSB
Offset Error		-6	±4	6	LSB
Channel-to-Channel Gain Error			±6		LSB
Channel-to-Channel Offset Error			±6		LSB
ADC-to-ADC Gain Error	Identical VREFHI and VREFLO for all ADCs		±6		LSB
ADC-to-ADC Offset Error	Identical VREFHI and VREFLO for all ADCs		±6		LSB
DNL Error		>-1	±0.5	1	LSB
INL Error		-6	±1.5	6	LSB
ADC-to-ADC Isolation	VREFHI = 2.5 V, synchronous ADCs	-2		2	LSBs
	VREFHI = 2.5 V, asynchronous ADCs	Not Supported			
<b>AC Characteristics</b>					
SNR <sup>(3)</sup>	VREFHI = 2.5 V, fin = 10 kHz, SYSCLK from X1 via PLL		83.5		dB
	VREFHI = 2.5 V, fin = 10 kHz, SYSCLK from INTOSC via PLL		83.5		
THD <sup>(3)</sup>	VREFHI = 2.5 V, fin = 10 kHz, SYSCLK from X1 via PLL		-94		dB
SFDR <sup>(3)</sup>	VREFHI = 2.5 V, fin = 10 kHz SYSCLK from X1 via PLL		93		dB
SINAD <sup>(3)</sup>	VREFHI = 2.5 V, fin = 10 kHz, SYSCLK from X1 via PLL		83.4		dB
	VREFHI = 2.5 V, fin = 10 kHz, SYSCLK from INTOSC via PLL		83.4		
ENOB <sup>(3)</sup>	VREFHI = 2.5 V, fin = 10 kHz, SYSCLK from X1, Single ADC		13.5		bits
	VREFHI = 2.5 V, fin = 10 kHz, SYSCLK from X1, synchronous ADCs		13.5		
	VREFHI = 2.5 V, fin = 10 kHz, SYSCLK from X1, asynchronous ADCs		Not Supported		
PSRR	VDD = 1.2-V DC + 200mV DC up to Sine at 1 kHz		77		dB
	Sine at 800 kHz		74		
	VDDA = 3.3-V DC + 200 mV DC up to Sine at 1 kHz		77		
	Sine at 800 kHz		74		

(1) Load current on VREFHI increases when ADC input is greater than VDDA. This causes inaccurate conversions.

(2) A ceramic capacitor with package size of 0805 or smaller is preferred. Up to ±20% tolerance is acceptable.

(3) IO activity is minimized on pins adjacent to ADC input and VREFHI pins as part of best practices to reduce capacitive coupling and crosstalk

**Table 5-39. ADC Operating Conditions (12-bit Single-Ended)**

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ADCCLK (derived from PERx.SYSCLK)		5		50	MHz
Sample rate	200-MHz SYSCLK			3.45	MSPS
Sample window duration (set by ACQPS and PERx.SYSCLK) <sup>(1)</sup>	With 50 $\Omega$ or less $R_s$	75			ns
VREFHI		2.4	2.5 or 3.0	VDDA	V
VREFLO		VSSA	VSSA	VSSA	V
Conversion range	External reference	VREFLO		VREFHI	V

(1) The sample window must also be at least as long as 1 ADCCLK cycle for correct ADC operation.

---

**NOTE**

The ADC inputs should be kept below VDDA + 0.3 V during operation. If an ADC input exceeds this level, the VREF internal to the device may be disturbed, which can impact results for other ADC or DAC inputs using the same VREF.

---



---

**NOTE**

The VREFHI pin must be kept below VDDA for the ADC and DAC to meet specified performance parameters. The VREFHI pin must be kept below VDDA + 0.3 V for functional operation. If the VREFHI pin exceeds VDDA + 0.3 V, a blocking circuit may activate, causing the interval value of VREFHI to float to 0 V internally, giving improper ADC conversion or DAC output.

---

**Table 5-40. ADC Characteristics (12-bit Single-Ended)**

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>General</b>					
ADCCLK Conversion Cycles		10.1		11	ADCCLKs
Power Up Time				500	μs
VREFHI input current <sup>(1)</sup>			130		μA
External Reference Capacitor Value <sup>(2)</sup>		2.2			μF
<b>DC Characteristics</b>					
Gain Error		-5	±3	5	LSB
Offset Error		-4	±2	4	LSB
Channel-to-Channel Gain Error			±4		LSB
Channel-to-Channel Offset Error			±2		LSB
ADC-to-ADC Gain Error	Identical VREFHI and VREFLO for all ADCs		±4		LSB
ADC-to-ADC Offset Error	Identical VREFHI and VREFLO for all ADCs		±2		LSB
DNL Error		>-1	±0.5	1	LSB
INL Error		-2	±1.0	2	LSB
ADC-to-ADC Isolation	VREFHI = 2.5 V, synchronous ADCs	-1		1	LSBs
ADC-to-ADC Isolation	VREFHI = 2.5 V, asynchronous ADCs, 337-ball ZWT package	-2		2	LSBs
<b>AC Characteristics</b>					
SNR <sup>(3)</sup>	VREFHI = 2.5 V, fin = 100 kHz, SYSCLK from X1 via PLL		69.1		dB
	VREFHI = 2.5 V, fin = 100 kHz, SYSCLK from INTOSC via PLL		69.1		dB
THD <sup>(3)</sup>	VREFHI = 2.5 V, fin = 100 kHz, SYSCLK from X1 via PLL		-88		dB
SFDR <sup>(3)</sup>	VREFHI = 2.5 V, fin = 100 kHz, SYSCLK from X1 via PLL		89		dB
SINAD <sup>(3)</sup>	VREFHI = 2.5 V, fin = 100 kHz, SYSCLK from X1 via PLL		69.0		dB
	VREFHI = 2.5 V, fin = 100 kHz, SYSCLK from INTOSC via PLL		69.0		
ENOB <sup>(3)</sup>	VREFHI = 2.5 V, fin = 100 kHz, SYSCLK from X1, Single ADC		11.2		bits
	VREFHI = 2.5 V, fin = 100 kHz, SYSCLK from X1, synchronous ADCs		11.2		
	VREFHI = 2.5 V, fin = 100 kHz, SYSCLK from X1, asynchronous ADCs		Not Supported		
ENOB <sup>(3)</sup>	VREFHI = 2.5 V, fin = 100 kHz, SYSCLK from X1, asynchronous ADCs, 337-ball ZWT package		10.9		bits
PSRR	VDD = 1.2-V DC + 100mV DC up to Sine at 1 kHz		60		dB
	VDD = 1.2-V DC + 100 mV Sine at 800 kHz		57		
	VDDA = 3.3-V DC + 200 mV DC up to Sine at 1 kHz		60		
	VDDA = 3.3-V DC + 200 mV Sine at 800 kHz		57		

(1) Load current on VREFHI increases when ADC input is greater than VDDA. This causes inaccurate conversions.

(2) A ceramic capacitor with package size of 0805 or smaller is preferred. Up to ±20% tolerance is acceptable.

(3) IO activity is minimized on pins adjacent to ADC input and VREFHI pins as part of best practices to reduce capacitive coupling and crosstalk

**Table 5-41. ADCEXTSOC Timing Requirements<sup>(1)</sup>**

			MIN	MAX	UNIT
$t_{w(INT)}$	Pulse duration, INT input low/high	Synchronous	$2t_{c(SYSCCLK)}$		cycles
		With qualifier	$t_{w(IQSW)} + t_{w(SP)} + 1t_{c(SYSCCLK)}$		cycles

(1) For an explanation of the input qualifier parameters, see [Table 5-22](#).

### 5.9.2.2.1 ADC Input Models

**NOTE**

ADC channels ADCINA0, ADCINA1, and ADCINB1 have a 50-kΩ pulldown resistor to VSSA.


For single-ended operation, the ADC input characteristics are given by [Table 5-42](#), [Table 5-43](#), and [Figure 5-30](#).

**Table 5-42. Single-Ended Input Model Parameters (12-bit Resolution)**

	DESCRIPTION	VALUE
$C_p$	Parasitic input capacitance	See <a href="#">Table 5-45</a>
$R_{on}$	Sampling switch resistance	425 Ω
$C_h$	Sampling capacitor	14.5 pF
$R_s$	Nominal source impedance	50 Ω

**Table 5-43. Single-Ended Input Model Parameters (16-bit Resolution)**

	DESCRIPTION	VALUE
$C_p$	Parasitic input capacitance	See <a href="#">Table 5-45</a>
$R_{on}$	Sampling switch resistance	425 Ω
$C_h$	Sampling capacitor	32.5 pF
$R_s$	Nominal source impedance	50 Ω




**Figure 5-30. Single-Ended Input Model**

For differential operation, the ADC input characteristics are given by [Table 5-44](#) and [Figure 5-31](#).

**Table 5-44. Differential Input Model Parameters (16-bit Resolution)**

	DESCRIPTION	VALUE
$C_p$	Parasitic input capacitance	See <a href="#">Table 5-45</a>
$R_{on}$	Sampling switch resistance	700 $\Omega$
$C_h$	Sampling capacitor	16.5 pF
$R_s$	Nominal source impedance	50 $\Omega$



**Figure 5-31. Differential Input Model**

[Table 5-45](#) lists the parasitic capacitance on each channel. Also, enabling a comparator adds approximately 1.4 pF of capacitance on positive comparator inputs and 2.5 pF of capacitance on negative comparator inputs.

**Table 5-45. Per-Channel Parasitic Capacitance**

ADC CHANNEL	$C_p$ (pF)	
	COMPARATOR DISABLED	COMPARATOR ENABLED
ADCINA0	12.9	N/A
ADCINA1	10.3	N/A
ADCINA2	5.9	7.3
ADCINA3	6.3	8.8
ADCINA4	5.9	7.3
ADCINA5	6.3	8.8
ADCINB0 <sup>(1)</sup>	117.0	N/A
ADCINB1	10.6	N/A
ADCINB2	5.9	7.3
ADCINB3	6.2	8.7
ADCINB4	5.2	N/A
ADCINB5	5.1	N/A
ADCINC2	5.5	6.9
ADCINC3	5.8	8.3
ADCINC4	5.0	6.4
ADCINC5	5.3	7.8
ADCIND0	5.3	6.7
ADCIND1	5.7	8.2
ADCIND2	5.3	6.7
ADCIND3	5.6	8.1
ADCIND4	4.3	N/A
ADCIND5	4.3	N/A
ADCIN14	8.6	10.0
ADCIN15	9.0	11.5

(1) The increased capacitance is due to VDAC functionality.

These input models should be used along with actual signal source impedance to determine the acquisition window duration. See the Choosing an Acquisition Window Duration section of the [TMS320F2838x Microcontrollers Technical Reference Manual](#) for more information.

The user should analyze the ADC input setting assuming worst-case initial conditions on  $C_h$ . This will require assuming that  $C_h$  could start the S+H window completely charged to VREFHI or completely discharged to VREFLO. When the ADC transitions from an odd-numbered channel to an even-numbered channel, or vice-versa, the actual initial voltage on  $C_h$  will be close to being completely discharged to VREFLO. For even-to-even or odd-to-odd channel transitions, the initial voltage on  $C_h$  will be close to the voltage of the previously converted channel.

### 5.9.2.2.2 ADC Timing Diagrams

[Table 5-47](#) lists the ADC timings in 12-bit mode (SYSCLK cycles). [Table 5-48](#) lists the ADC timings in 16-bit mode. [Figure 5-32](#) and [Figure 5-33](#) show the ADC conversion timings for two SOCs given the following assumptions:

- SOC0 and SOC1 are configured to use the same trigger.
- No other SOCs are converting or pending when the trigger occurs.
- The round robin pointer is in a state that causes SOC0 to convert first.
- ADCINTSEL is configured to set an ADCINT flag upon end of conversion for SOC0 (whether this flag propagates through to the CPU to cause an interrupt is determined by the configurations in the PIE module).

[Table 5-46](#) lists the descriptions of the ADC timing parameters that are in [Figure 5-32](#) and [Figure 5-33](#).

**Table 5-46. ADC Timing Parameters**

PARAMETER	DESCRIPTION
$t_{SH}$	<p>The duration of the S+H window.</p> <p>At the end of this window, the value on the S+H capacitor becomes the voltage to be converted into a digital value. The duration is given by <math>(ACQPS + 1)</math> SYSCLK cycles. ACQPS can be configured individually for each SOC, so <math>t_{SH}</math> will not necessarily be the same for different SOCs.</p> <p><b>Note:</b> The value on the S+H capacitor will be captured approximately 5 ns before the end of the S+H window regardless of device clock settings.</p>
$t_{LAT}$	<p>The time from the end of the S+H window until the ADC conversion results latch in the ADCRESULTx register.</p> <p>If the ADCRESULTx register is read before this time, the previous conversion results will be returned.</p>
$t_{EOC}$	<p>The time from the end of the S+H window until the next ADC conversion S+H window can begin. The subsequent sample can start before the conversion results are latched.</p>
$t_{INT}$	<p>The time from the end of the S+H window until an ADCINT flag is set (if configured).</p> <p>If the INTPULSEPOS bit in the ADCCTL1 register is set, <math>t_{INT}</math> will coincide with the conversion results being latched into the result register.</p> <p>If the INTPULSEPOS bit is 0, <math>t_{INT}</math> will coincide with the end of the S+H window. If <math>t_{INT}</math> triggers a read of the ADC result register (directly through DMA or indirectly by triggering an ISR that reads the result), care must be taken to ensure the read occurs after the results latch (otherwise, the previous results will be read).</p>

**Table 5-47. ADC Timings in 12-Bit Mode (SYSCLK Cycles)**

ADCCLK PRESCALE		SYSCLK CYCLES				ADCCLK CYCLES
ADCCTL2 [PRESCALE]	RATIO ADCCLK:SYSCLK	t <sub>EOC</sub>	t <sub>LAT</sub> <sup>(1)</sup>	t <sub>INT(EARLY)</sub>	t <sub>INT(LATE)</sub>	t <sub>EOC</sub>
0	1	11	13	1	11	11.0
1	1.5	Invalid				
2	2	21	23	1	21	10.5
3	2.5	26	28	1	26	10.4
4	3	31	34	1	31	10.3
5	3.5	36	39	1	36	10.3
6	4	41	44	1	41	10.3
7	4.5	46	49	1	46	10.2
8	5	51	55	1	51	10.2
9	5.5	56	60	1	56	10.2
10	6	61	65	1	61	10.2
11	6.5	66	70	1	66	10.2
12	7	71	76	1	71	10.1
13	7.5	76	81	1	76	10.1
14	8	81	86	1	81	10.1
15	8.5	86	91	1	86	10.1

(1) Refer to the "ADC: DMA Read of Stale Result" advisory in the [TMS320F2838x MCUs Silicon Errata](#).






Figure 5-32. ADC Timings for 12-Bit Mode

Table 5-48. ADC Timings in 16-Bit Mode

ADCCLK PRESCALE		SYSCLK CYCLES				ADCCLK CYCLES	
ADCCTL2 [PRESCALE]	RATIO ADCCLK:SYSCLK	$t_{EOC}$	$t_{LAT}^{(1)}$	$t_{INT(EARLY)}$	$t_{INT(LATE)}$	$t_{EOC}$	
0	1	31	32	1	31	31.0	
1	1.5	Invalid					
2	2	60	61	1	60	30.0	
3	2.5	75	75	1	75	30.0	
4	3	90	91	1	90	30.0	
5	3.5	104	106	1	104	29.7	
6	4	119	120	1	119	29.8	
7	4.5	134	134	1	134	29.8	
8	5	149	150	1	149	29.8	
9	5.5	163	165	1	163	29.6	
10	6	178	179	1	178	29.7	
11	6.5	193	193	1	193	29.7	
12	7	208	209	1	208	29.7	
13	7.5	222	224	1	222	29.6	
14	8	237	238	1	237	29.6	
15	8.5	252	252	1	252	29.6	

(1) Refer to the "ADC: DMA Read of Stale Result" advisory in the [TMS320F2838x MCUs Silicon Errata](#).




Figure 5-33. ADC Timings for 16-Bit Mode

### 5.9.2.3 Temperature Sensor Electrical Data and Timing

The temperature sensor can be used to measure the device junction temperature. The temperature sensor is sampled through an internal connection to the ADC and translated into a temperature through TI-provided software. When sampling the temperature sensor, the ADC must meet the acquisition time listed in [Table 5-49](#).

**Table 5-49. Temperature Sensor Characteristics**

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$T_{acc}$	Temperature Accuracy	External reference		±15		°C
$t_{startup}$	Start-up time (TSNSCTL[ENABLE] to sampling temperature sensor)			500		µs
$t_{acq}$	ADC acquisition time		700			ns

### 5.9.3 Comparator Subsystem (CMPSS)

The comparator subsystem is built around a number of modules. Each subsystem contains two comparators, two reference 12-bit DACs, two digital filters, and one ramp generator. Comparators are denoted "H" or "L" within each module, where "H" and "L" represent high and low, respectively. Each comparator generates a digital output which indicates whether the voltage on the positive input is greater than the voltage on the negative input. The positive input of the comparator is driven from an external pin. The negative input can be driven by an external pin or by the programmable reference 12-bit DAC. Each comparator output passes through a programmable digital filter that can remove spurious trip signals. An unfiltered output is also available if filtering is not required. A ramp generator circuit is optionally available to control the reference 12-bit DAC value for the high comparator in the subsystem.

Each CMPSS includes:

- Two analog comparators
- Two programmable reference 12-bit DACs
- One ramp generator
- Two digital filters
- Ability to synchronize submodules with EPWMSYNCPER
- Ability to extend clear signal with EPWMBLANK
- Ability to synchronize output with SYSCLK
- Ability to latch output
- Ability to invert output
- Option to use hysteresis on the input
- Option for negative input of comparator to be driven by an external signal or by the reference DAC
- Option to choose between VDDA or VDACC to be the DAC reference voltage

The block diagram for the CMPSS is shown in [Figure 5-34](#).

- CTRIPx (x= "H" or "L") signals are connected to the ePWM X-BAR for ePWM trip response. For more details on the ePWM X-BAR mux configuration, see the Enhanced Pulse Width Modulator (ePWM) chapter of the [TMS320F2838x Microcontrollers Technical Reference Manual](#).
- CTRIPxOUTx (x= "H" or "L") signals are connected to the Output X-BAR for external signaling. For more details on the Output X-BAR mux configuration, see the General-Purpose Input/Output (GPIO) chapter of the [TMS320F2838x Microcontrollers Technical Reference Manual](#).




Figure 5-34. CMPSS Module Block Diagram

Figure 5-35 shows the CMPSS connectivity.




Figure 5-35. CMPSS Connectivity

### 5.9.3.1 CMPSS Electrical Data and Timing

Table 5-50 lists the comparator electrical characteristics. Figure 5-36 shows the CMPSS comparator input referred offset. Figure 5-37 shows the CMPSS comparator hysteresis.

**Table 5-50. Comparator Electrical Characteristics**


over recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$T_{PU}$	Power-up time			500	$\mu$ s
	Comparator input (CMPINxx) range	0		VDDA	V
	Input referred offset error	–20		20	mV
Hysteresis <sup>(1)</sup>	1x		12		LSB
	2x		24		
	3x		36		
	4x		48		
Response time (delay from CMPINx input change to output on ePWM X-BAR or Output X-BAR)	Step response		21	60	ns
	Ramp response (1.65 V/ $\mu$ s)		26		
	Ramp response (8.25 mV/ $\mu$ s)		30		ns
PSRR	Power Supply Rejection Ratio		46		dB
CMRR	Common Mode Rejection Ratio	40			dB

(1) The CMPSS DAC is used as the reference to determine how much hysteresis to apply. Therefore, hysteresis will scale with the CMPSS DAC reference voltage. Hysteresis is available for all comparator input source configurations.

#### NOTE

The CMPSS inputs must be kept below  $V_{DDA} + 0.3$  V to ensure proper functional operation. If a CMPSS input exceeds this level, an internal blocking circuit will isolate the internal comparator from the external pin until the external pin voltage returns below  $V_{DDA} + 0.3$  V. During this time, the internal comparator input will be floating and can decay below  $V_{DDA}$  within approximately 0.5  $\mu$ s. After this time, the comparator could begin to output an incorrect result depending on the value of the other comparator input.



**Figure 5-36. CMPSS Comparator Input Referred Offset**




Figure 5-37. CMPSS Comparator Hysteresis

Table 5-51 lists the CMPSS DAC static electrical characteristics. Figure 5-38 shows the CMPSS DAC static offset. Figure 5-39 shows the CMPSS DAC static gain. Figure 5-40 shows the CMPSS DAC static linearity.

Table 5-51. CMPSS DAC Static Electrical Characteristics


over recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CMPSS DAC output range	Internal reference	0		VDDA	V
	External reference	0		VDAC <sup>(1)</sup>	
Static offset error <sup>(2)</sup>		-25		25	mV
Static gain error <sup>(2)</sup>		-2		2	% of FSR
Static DNL	Endpoint corrected	>-1		4	LSB
Static INL	Endpoint corrected	-16		16	LSB
Settling time	Settling to 1LSB after full-scale output change			1	μs
Resolution			12		bits
CMPSS DAC output disturbance <sup>(3)</sup>	Error induced by comparator trip or CMPSS DAC code change within the same CMPSS module	-100		100	LSB
CMPSS DAC disturbance time <sup>(3)</sup>			200		ns
VDAC reference voltage	When VDAC is reference	2.4	2.5 or 3.0	VDDA	V
VDAC load <sup>(4)</sup>	When VDAC is reference		6		kΩ


- (1) The maximum output voltage is VDDA when VDAC > VDDA.
- (2) Includes comparator input referred errors.
- (3) Disturbance error may be present on the CMPSS DAC output for a certain amount of time after a comparator trip.
- (4) Per active CMPSS module.

**NOTE**

The VDAC pin must be kept below VDDA for the DAC and CMPSS to meet specified performance parameters. The VDAC pin must be kept below VDDA + 0.3 V for functional operation. If the VDAC pin exceeds VDDA + 0.3 V, a blocking circuit may activate, causing the interval value of VDAC to float to 0 V internally, giving improper DAC output or CMPSS trips.



**Figure 5-38. CMPSS DAC Static Offset**



**Figure 5-39. CMPSS DAC Static Gain**






Figure 5-40. CMPSS DAC Static Linearity

### 5.9.4 Buffered Digital-to-Analog Converter (DAC)

The buffered DAC module consists of an internal 12-bit DAC and an analog output buffer that is capable of driving an external load. An integrated pulldown resistor on the DAC output helps to provide a known pin voltage when the output buffer is disabled. This pulldown resistor cannot be disabled and remains as a passive component on the pin, even for other shared pinmux functions. The buffered DAC is a general-purpose DAC that can be used to generate a DC voltage in addition to AC waveforms such as sine waves, square waves, triangle waves, and so forth. Software writes to the DAC value register can take effect immediately or can be synchronized with EPWMSYNCPER events.

Each buffered DAC has the following features:

- 12-bit programmable internal DAC
- Selectable reference voltage source
- Pulldown resistor on output
- Ability to synchronize with EPWMSYNCPER

The block diagram for the buffered DAC is shown in Figure 5-41.




Figure 5-41. DAC Module Block Diagram

### 5.9.4.1 Buffered DAC Electrical Data and Timing

Table 5-52 lists the buffered DAC operating conditions. Table 5-53 lists the buffered DAC electrical characteristics. Figure 5-42 shows the buffered DAC offset. Figure 5-43 shows the buffered DAC gain. Figure 5-44 shows the buffered DAC linearity.

**Table 5-52. Buffered DAC Operating Conditions**

over recommended operating conditions (unless otherwise noted)<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
R <sub>L</sub>	Resistive Load		5			kΩ
C <sub>L</sub>	Capacitive Load				100	pF
V <sub>OUT</sub>	Valid Output Voltage Range <sup>(2)</sup>	R <sub>L</sub> = 5 kΩ	0.3		VDDA – 0.3	V
	Reference Voltage <sup>(3)</sup>	VDAC or VREFHI	2.4	2.5 or 3.0	VDDA	V

- (1) Typical values are measured with VREFHI = 3.3 V unless otherwise noted. Minimum and maximum values are tested or characterized with VREFHI = 2.5 V.
- (2) This is the linear output range of the DAC. The DAC can generate voltages outside this range, but the output voltage will not be linear due to the buffer.
- (3) For best PSRR performance, VDAC or VREFHI should be less than VDDA.

**Table 5-53. Buffered DAC Electrical Characteristics**

over recommended operating conditions (unless otherwise noted)<sup>(1)</sup>

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>General</b>						
	Resolution			12		bits
R <sub>PD</sub>	Pulldown Resistor			50		kΩ
	Load Regulation		-1		1	mV/V
	Glitch Energy			1.5		V-ns
	Voltage Output Settling Time Full-Scale	Settling to 2 LSBs after 0.3V-to-3V transition		2		μs
	Voltage Output Settling Time 1/4 <sup>th</sup> Full-Scale	Settling to 2 LSBs after 0.3V-to-0.75V transition		1.6		μs
	Voltage Output Slew Rate	Slew rate from 0.3V-to-3V transition	2.8		4.5	V/μs
	Load Transient Settling Time <sup>(2)</sup>	5-kΩ Load			328	ns
	Reference Input Resistance <sup>(3)</sup>	VDAC or VREFHI		170		kΩ
TPU	Power-up Time	External Reference mode			500	μs
<b>DC Characteristics</b>						
Offset	Offset Error	Midpoint	-10		10	mV
Gain	Gain Error <sup>(4)</sup>		-2.5		2.5	% of FSR
DNL	Differential Non Linearity <sup>(5)</sup>	Endpoint corrected	> -1	±0.4	1	LSB
INL	Integral Non Linearity	Endpoint corrected	-5	±2	5	LSB
<b>AC Characteristics</b>						
	Output Noise	Integrated noise from 100 Hz to 100 kHz		500		μVrms
		Noise density at 10 kHz		711		nVrms/√Hz
SNR	Signal to Noise Ratio	1020 Hz, 1 MSPS		67		dB
THD	Total Harmonic Distortion	1020 Hz, 1 MSPS		-63		dB
SFDR	Spurious Free Dynamic Range	1020 Hz, 1 MSPS (including harmonics and spurs)		66		dBc
		1020 Hz, 1 MSPS (including only spurs)		104		
PSRR	Power Supply Rejection Ratio <sup>(6)</sup>	DC		70		dB
		100 kHz		30		


- (1) Typical values are measured with VREFHI = 3.3 V unless otherwise noted. Minimum and maximum values are tested or characterized with VREFHI = 2.5 V.
- (2) Settling to within 3LSBs.
- (3) Per active Buffered DAC module.
- (4) Gain error is calculated for linear output range.
- (5) The DAC output is monotonic.
- (6) VREFHI = 3.2 V, VDDA = 3.3 V DC + 100 mV Sine.

**NOTE**

The VDAC pin must be kept below VDDA for the DAC and CMPSS to meet specified performance parameters. The VDAC pin must be kept below VDDA + 0.3 V for functional operation. If the VDAC pin exceeds VDDA + 0.3 V, a blocking circuit may activate, causing the interval value of VDAC to float to 0 V internally, giving improper DAC output or CMPSS trips.

**NOTE**

The VREFHI pin must be kept below VDDA for the ADC and DAC to meet specified performance parameters. The VREFHI pin must be kept below VDDA + 0.3 V for functional operation. If the VREFHI pin exceeds VDDA + 0.3 V, a blocking circuit may activate, causing the interval value of VREFHI to float to 0 V internally, giving improper ADC conversion or DAC output.



**Figure 5-42. Buffered DAC Offset**




Figure 5-43. Buffered DAC Gain




Figure 5-44. Buffered DAC Linearity

## 5.10 C28x Control Peripherals

### NOTE

For the actual number of each peripheral on a specific device, see [Table 3-1](#).

### 5.10.1 Enhanced Capture and High-Resolution Capture (eCAP, HRCAP)

The eCAP module can be used in systems where accurate timing of external events is important.

Applications for eCAP include:

- Speed measurements of rotating machinery (for example, toothed sprockets sensed through Hall sensors)
- Elapsed time measurements between position sensor pulses
- Period and duty cycle measurements of pulse train signals
- Decoding current or voltage amplitude derived from duty cycle encoded current/voltage sensors

The eCAP module includes the following features:


- 4-event time-stamp registers (each 32 bits)
- Edge-polarity selection for up to four sequenced time-stamp capture events
- Interrupt on either of the four events
- Single shot capture of up to four event timestamps
- Continuous mode capture of timestamps in a four-deep circular buffer
- Absolute time-stamp capture
- Difference (Delta) mode time-stamp capture
- All of the above resources dedicated to a single input pin
- When not used in capture mode, the eCAP module can be configured as a single-channel PWM output (APWM).

The capture functionality of the Type-2 eCAP is enhanced from the Type-0 eCAP with the following added features:

- Event filter reset bit
  - Writing a 1 to ECCTL2[CTRFILTRESET] will clear the event filter, the modulo counter, and any pending interrupts flags. Resetting the bit is useful for initialization and debug.
- Modulo counter status bits
  - The modulo counter (ECCTL2 [MODCTRSTS]) indicates which capture register will be loaded next. In the Type-0 eCAP, it was not possible to know current state of modulo counter.
- DMA trigger source
  - eCAPxDMA is added as a DMA trigger. CEVT[1–4] can be configured as the source for eCAPxDMA.
- Input multiplexer
  - ECCTL0 [INPUTSEL] selects one of 128 input signals.
- EALLOW protection
  - EALLOW protection is added to critical registers. To maintain software compatibility with the Type-0 eCAP, configure DEV\_CFG\_REGS.ECAPTYPE to make these registers unprotected.
- ECAPxSYNCINSEL register
  - The ECAPsxYNCINSEL register is added for each eCAP to select an external SYNCIN. Every eCAP can have a separate SYNCIN signal.

The eCAP inputs connect to any GPIO input through the Input X-BAR. The APWM outputs connect to GPIO pins through the Output X-BAR to OUTPUTx positions in the GPIO mux. See [Section 4.5.2](#) and [Section 4.5.3](#).

Figure 5-45 shows the eCAP and HRCAP block diagram.



Copyright © 2018, Texas Instruments Incorporated

- A. The HRCAP submodule is not available on all eCAP modules; in this case, the high-resolution muxes and hardware are not implemented.

**Figure 5-45. eCAP and HRCAP Block Diagram**

The eCAP module is clocked by PERx.SYSCLK.

The clock enable bits (ECAPx) in the PCLKCR3 register turn off the eCAP module individually (for low-power operation). Upon reset, ECAP1ENCLK is set to low, indicating that the peripheral clock is off.



The eCAP6 and eCAP7 modules can be configured as high-resolution capture (HRCAP) submodules. The HRCAP submodule measures the difference, in time, between pulses asynchronously to the system clock. This submodule is new to the eCAP Type 2 module, and features many enhancements over the Type 0 HRCAP module.

Applications for the HRCAP include:

- Capacitive touch applications
- High-resolution period and duty-cycle measurements of pulse train cycles
- Instantaneous speed measurements
- Instantaneous frequency measurements
- Voltage measurements across an isolation boundary
- Distance/sonar measurement and scanning
- Flow measurements

The HRCAP submodule includes the following features:

- Pulse-width capture in either non-high-resolution or high-resolution modes
- Absolute mode pulse-width capture
- Continuous or "one-shot" capture
- Capture on either falling or rising edge
- Continuous mode capture of pulse widths in 4-deep buffer
- Hardware calibration logic for precision high-resolution capture
- All of the resources in this list are available on any pin using the Input X-BAR.

The HRCAP submodule includes one high-resolution capture channel in addition to a calibration block. The calibration block allows the HRCAP submodule to be continually recalibrated, at a set interval, with no "down time". Because the HRCAP submodule now uses the same hardware as its respective eCAP, if the HRCAP is used, the corresponding eCAP will be unavailable.

Each high-resolution-capable channel has the following independent key resources.

- All hardware of the respective eCAP
- High-resolution calibration logic
- Dedicated calibration interrupt

### 5.10.1.1 eCAP Synchronization

The eCAP modules can be synchronized with each other by selecting a common SYNCIN source. SYNCIN source for eCAP can be either software sync-in or external sync-in. The external sync-in signal can come from EPWM or eCAP or X-Bar or EtherCAT. The SYNC signal is defined by the selection in the ECAPxSYNCSSEL[SEL] bit for ECAPx as shown in Figure 5-46.




Figure 5-46. eCAPSynchronization Scheme

### 5.10.1.2 eCAP Electrical Data and Timing

Table 5-54 lists the eCAP timing requirements and Table 5-55 lists the eCAP switching characteristics.

**Table 5-54. eCAP Timing Requirements**

			MIN	NOM	MAX	UNIT
$t_{w(CAP)}$	Capture input pulse width	Asynchronous	$2t_{c(SYSCLK)}$			ns
		Synchronous	$2t_{c(SYSCLK)}$			
		With input qualifier	$1t_{c(SYSCLK)} + t_{w\_IQSW}$			

**Table 5-55. eCAP Switching Characteristics**

over recommended operating conditions (unless otherwise noted)

PARAMETER		MIN	TYP	MAX	UNIT
$t_{w(APWM)}$	Pulse duration, APWMx output high/low	20			ns

### 5.10.1.3 HRCAP Electrical Data and Timing


Table 5-56 lists the HRCAP switching characteristics. Figure 5-47 shows the HRCAP accuracy precision and resolution. Figure 5-48 shows the HRCAP standard deviation characteristics.

**Table 5-56. HRCAP Switching Characteristics**

over recommended operating conditions (unless otherwise noted)


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input pulse width		110			ns
Accuracy <sup>(1)(2)(3)(4)</sup>	Measurement length $\leq 5 \mu s$		$\pm 390$	540	ps
	Measurement length $> 5 \mu s$		$\pm 450$	1450	ps
Standard deviation		See Figure 5-48			
Resolution			300		ps

- (1) Value obtained using an oscillator of 100 PPM, oscillator accuracy directly affects the HRCAP accuracy.
- (2) Measurement is completed using rising-rising or falling-falling edges
- (3) Opposite polarity edges will have an additional inaccuracy due to the difference between  $V_{IH}$  and  $V_{IL}$ . This effect is dependent on the signal's slew rate.
- (4) Accuracy only applies to time-converted measurements.



- A. The HRCAP has some variation in performance, this results in a probability distribution which is described using the following terms:
- Accuracy: The time difference between the input signal and the mean of the HRCAP's distribution.
  - Precision: The width of the HRCAP's distribution, this is given as a standard deviation.
  - Resolution: The minimum measurable increment.

**Figure 5-47. HRCAP Accuracy Precision and Resolution**




- A. Typical core conditions: All peripheral clocks are enabled.
- B. Noisy core supply: All core clocks are enabled and disabled with a regular period during the measurement. This resulted in the 1.2-V rail experiencing a 18.5-mA swing during the measurement.
- C. Fluctuations in current and voltage on the 1.2-V rail cause the standard deviation of the HRCAP to rise. Care should be taken to ensure that the 1.2-V supply is clean, and that noisy internal events, such as enabling and disabling clock trees, have been minimized while using the HRCAP.

**Figure 5-48. HRCAP Standard Deviation Characteristics**

### 5.10.2 Enhanced Pulse Width Modulator (ePWM)

The ePWM peripheral is a key element in controlling many of the power electronic systems found in both commercial and industrial equipment. The ePWM type-4 module is able to generate complex pulse width waveforms with minimal CPU overhead by building the peripheral up from smaller modules with separate resources that can operate together to form a system. Some of the highlights of the ePWM type-4 module include complex waveform generation, dead-band generation, a flexible synchronization scheme, advanced trip-zone functionality, and global register reload capabilities.

[Figure 5-49](#) shows the signal interconnections with the ePWM. [Figure 5-50](#) shows the ePWM trip input connectivity.



A. These events are generated by the ePWM digital compare (DC) submodule based on the levels of the TRIPIN inputs.

**Figure 5-49. ePWM Submodules and Critical Internal Signal Interconnects**




Figure 5-50. ePWM Trip Input Connectivity

### 5.10.2.1 Control Peripherals Synchronization

The ePWM and eCAP synchronization scheme on the device provides flexibility in partitioning the ePWM and eCAP modules between CPU1 and CPU2 and allows localized synchronization within the modules belonging to the same CPU. Like the other peripherals, the partitioning of the ePWM and eCAP modules needs to be done using the CPUSELx registers. Figure 5-51 shows the synchronization scheme.




Figure 5-51. Synchronization Chain Architecture

### 5.10.2.2 ePWM Electrical Data and Timing

Table 5-57 lists the PWM timing requirements and Table 5-58 lists the PWM switching characteristics.

**Table 5-57. ePWM Timing Requirements<sup>(1)</sup>**

		MIN	MAX	UNIT
$f_{(EPWM)}$	Frequency, EPWMCLK		200	MHz
$t_{w(SYNCIN)}$	Sync input pulse width	Asynchronous	$2t_{c(EPWMCLK)}$	cycles
		Synchronous	$2t_{c(EPWMCLK)}$	
		With input qualifier	$1t_{c(EPWMCLK)} + t_{w(IQSW)}$	

(1) For an explanation of the input qualifier parameters, see Table 5-22.

**Table 5-58. ePWM Switching Characteristics**

over recommended operating conditions (unless otherwise noted)

PARAMETER		MIN	MAX	UNIT
$t_{w(PWM)}$	Pulse duration, PWMx output high/low	20		ns
$t_{w(SYNCOU)}$	Sync output pulse width	$8t_{c(SYSCLK)}$		cycles
$t_{d(TZ-PWM)}^{(1)}$	Delay time, trip input active to PWM forced high Delay time, trip input active to PWM forced low Delay time, trip input active to PWM Hi-Z		30	ns
$t_{skew(PWM)}$	Skew between any two PWM outputs		2.5	ns

(1) The delay time is only for GPIO sources, it excludes the CMPSS.


#### 5.10.2.2.1 Trip-Zone Input Timing

Table 5-59 lists the trip-zone input timing requirements. Figure 5-52 shows the PWM Hi-Z characteristics.

**Table 5-59. Trip-Zone Input Timing Requirements<sup>(1)</sup>**

		MIN	MAX	UNIT
$t_{w(TZ)}$	Pulse duration, $\overline{TZ}$ x input low	Asynchronous	$1t_{c(EPWMCLK)}$	cycles
		Synchronous	$2t_{c(EPWMCLK)}$	cycles
		With input qualifier	$1t_{c(EPWMCLK)} + t_{w(IQSW)}$	cycles

(1) For an explanation of the input qualifier parameters, see Table 5-22.



- A.  $\overline{TZ}$ :  $\overline{TZ1}$ ,  $\overline{TZ2}$ ,  $\overline{TZ3}$ , TRIP1–TRIP12
- B. PWM refers to all the PWM pins in the device. The state of the PWM pins after  $\overline{TZ}$  is taken high depends on the PWM recovery software.

**Figure 5-52. PWM Hi-Z Characteristics**




### 5.10.2.3 External ADC Start-of-Conversion Electrical Data and Timing

Table 5-60 lists the external ADC start-of-conversion switching characteristics. Figure 5-53 shows the ADCSOCAO or ADCSOCBO timing.

**Table 5-60. External ADC Start-of-Conversion Switching Characteristics**

over recommended operating conditions (unless otherwise noted)

	PARAMETER	MIN	MAX	UNIT
$t_{w(ADCSOCL)}$	Pulse duration, ADCSOCxO low	$32t_{c(SYSCLK)}$		cycles



**Figure 5-53. ADCSOCAO or ADCSOCBO Timing**

### 5.10.3 High-Resolution Pulse Width Modulator (HRPWM)

The HRPWM combines multiple delay lines in a single module and a simplified calibration system by using a dedicated calibration delay line. For each ePWM module, there are two HR outputs:

- HR Duty and Deadband control on Channel A
- HR Duty and Deadband control on Channel B

The HRPWM module offers PWM resolution (time granularity) that is significantly better than what can be achieved using conventionally derived digital PWM methods. The key points for the HRPWM module are:

- Significantly extends the time resolution capabilities of conventionally derived digital PWM
- This capability can be used in both single edge (duty cycle and phase-shift control) as well as dual edge control for frequency/period modulation.
- Finer time granularity control or edge positioning is controlled through extensions to the Compare A, B, phase, period and deadband registers of the ePWM module.

#### NOTE

The minimum HRPWMCLK frequency allowed for HRPWM is 60 MHz.

#### 5.10.3.1 HRPWM Electrical Data and Timing

Table 5-61 lists the high-resolution PWM switching characteristics.

**Table 5-61. High-Resolution PWM Characteristics**

PARAMETER	MIN	TYP	MAX	UNIT
Micro Edge Positioning (MEP) step size <sup>(1)</sup>		150	310	ps


- (1) The MEP step size will be largest at high temperature and minimum voltage on  $V_{DD}$ . MEP step size will increase with higher temperature and lower voltage and decrease with lower temperature and higher voltage. Applications that use the HRPWM feature should use MEP Scale Factor Optimizer (SFO) estimation software functions. See the TI software libraries for details of using SFO functions in end applications. SFO functions help to estimate the number of MEP steps per SYSCLK period dynamically while the HRPWM is in operation.

### 5.10.4 Enhanced Quadrature Encoder Pulse (eQEP)

The eQEP module on this device is Type-2. The eQEP interfaces directly with linear or rotary incremental encoders to obtain position, direction, and speed information from rotating machines used in high-performance motion and position control systems.

The eQEP peripheral contains the following major functional units (see Figure 5-54):

- Programmable input qualification for each pin (part of the GPIO MUX)
- Quadrature decoder unit (QDU)
- Position counter and control unit for position measurement (PCCU)
- Quadrature edge-capture unit for low-speed measurement (QCAP)
- Unit time base for speed/frequency measurement (UTIME)
- Watchdog timer for detecting stalls (QWDOG)
- Quadrature Mode Adapter (QMA)



Copyright © 2017, Texas Instruments Incorporated

Figure 5-54. eQEP Block Diagram

### 5.10.4.1 eQEP Electrical Data and Timing

Table 5-62 lists the eQEP timing requirement. GPIO asynchronous mode should not be used for eQEP input pins.

Table 5-63 lists the eQEP switching characteristics.

**Table 5-62. eQEP Timing Requirements<sup>(1)</sup>**

			MIN	MAX	UNIT
t <sub>w</sub> (QEPP)	QEP input period	Synchronous <sup>(2)</sup>	2t <sub>c</sub> (SYSCLK)		cycles
		With input qualifier	2[1t <sub>c</sub> (SYSCLK) + t <sub>w</sub> (IQSW)]		
t <sub>w</sub> (INDEXH)	QEP Index Input High time	Synchronous <sup>(2)</sup>	2t <sub>c</sub> (SYSCLK)		cycles
		With input qualifier	2t <sub>c</sub> (SYSCLK) + t <sub>w</sub> (IQSW)		
t <sub>w</sub> (INDEXL)	QEP Index Input Low time	Synchronous <sup>(2)</sup>	2t <sub>c</sub> (SYSCLK)		cycles
		With input qualifier	2t <sub>c</sub> (SYSCLK) + t <sub>w</sub> (IQSW)		
t <sub>w</sub> (STROBH)	QEP Strobe High time	Synchronous <sup>(2)</sup>	2t <sub>c</sub> (SYSCLK)		cycles
		With input qualifier	2t <sub>c</sub> (SYSCLK) + t <sub>w</sub> (IQSW)		
t <sub>w</sub> (STROBL)	QEP Strobe Input Low time	Synchronous <sup>(2)</sup>	2t <sub>c</sub> (SYSCLK)		cycles
		With input qualifier	2t <sub>c</sub> (SYSCLK) + t <sub>w</sub> (IQSW)		

(1) For an explanation of the input qualifier parameters, see Table 5-22.

(2) The GPIO GPxQSELn Asynchronous mode should not be used for eQEP module input pins.

**Table 5-63. eQEP Switching Characteristics**

over recommended operating conditions (unless otherwise noted)

PARAMETER		MIN	MAX	UNIT
t <sub>d</sub> (CNTR) <sub>xin</sub>	Delay time, external clock to counter increment	4t <sub>c</sub> (SYSCLK)		cycles
t <sub>d</sub> (PCS-OUT) <sub>QEP</sub>	Delay time, QEP input edge to position compare sync output	6t <sub>c</sub> (SYSCLK)		cycles

### 5.10.5 *Sigma-Delta Filter Module (SDFM)*

The SDFM is a four-channel digital filter designed specifically for current measurement and resolver position decoding in motor control applications. Each input channel can receive an independent sigma-delta ( $\Sigma\Delta$ ) modulated bit stream. The bit streams are processed by four individually programmable digital decimation filters. The filter set includes a fast comparator (secondary filter) for immediate digital threshold comparisons for over-current and under-current monitoring, and zeros-crossing detection. [Figure 5-55](#) shows a block diagram of the SDFMs.

SDFM features include:

- Eight external pins per SDFM module
  - Four sigma-delta data input pins per SDFM module (SD-Dx, where x = 1 to 4)
  - Four sigma-delta clock input pins per SDFM module (SD-Cx, where x = 1 to 4)
- Configurable modulator clock mode supported:
  - Mode 0: Modulator clock rate equals the modulator data rate.
- Four independent, configurable secondary filter (comparator) units per SDFM module:
  - Four different filter type selection (Sinc1/Sinc2/Sincfast/Sinc3) options available
  - Ability to detect over-value condition, under-value condition, and Threshold-crossing conditions
    1. Two independent Higher Threshold comparators (used to detect over-value condition)
    2. Two independent Lower Threshold comparators (used to detect under-value condition)
    3. One independent Threshold-Crossing comparator (used to measure duty cycle/frequency with eCAP)
  - OSR value for comparator filter unit (COSR) programmable from 1 to 32
- Four independent configurable primary filter (data filter) units per SDFM module:
  - Four different filter type selection (Sinc1/Sinc2/Sincfast/Sinc3) options available
  - OSR value for data filter unit (DOSR) programmable from 1 to 256
  - Ability to enable or disable (or both) individual filter module
  - Ability to synchronize all four independent filters of an SDFM module by using the Master Filter Enable (MFE) bit or by using PWM signals
- Data filter output can be represented in either 16 bits or 32 bits.
- Data filter unit has a programmable mode FIFO to reduce interrupt overhead. The FIFO has the following features:
  - The primary filter (data filter) has a 16-deep x 32-bit FIFO.
  - The FIFO can interrupt the CPU after programmable number of data-ready events.
  - FIFO Wait-for-Sync feature: Ability to ignore data-ready events until the PWM synchronization signal (SDSYNC) is received. Once the SDSYNC event is received, the FIFO is populated on every data-ready event.
  - Data filter output can be represented in either 16 bits or 32 bits.
- PWMx.SOCA/SOCB can be configured to serve as SDSYNC source on a per-data-filter-channel basis.
- PWMs can be used to generate a modulator clock for sigma-delta modulators.
- Configurable Input Qualification available for both SD-Cx and SD-Dx
- Ability to use one filter channel clock (SD-C1) to provide clock to other filter clock channels.
- Configurable digital filter available on comparator filter events to blankout comparator events caused by spurious noise

#### NOTE

Care should be taken to avoid noise on the SDx\_Cy input. If the minimum pulse width requirements are not met (for example, through a noise glitch), then the SDFM results could become undefined.

Figure 5-55 shows the SDFM block diagram.




Figure 5-55. SDFM Block Diagram

### 5.10.5.1 SDFM Electrical Data and Timing (Using ASYNC)

Table 5-64 lists the SDFM timing requirements. The following configurations should be made:

- SDFM GPIO pins should be configured in ASYNC mode only (using GPYQSELn = 0b11).
- Both SDx-Cy and SDx-Dy signals need to be synchronized to PLLRAWCLK (using SDCTLPARMx registers).

Figure 5-56 shows the SDFM timing diagram.

**Table 5-64. SDFM Timing Requirements When Using Asynchronous GPIO (ASYNC) Option**


		MIN	MAX	UNIT
<b>Mode 0</b>				
$t_{c(SDC)M0}$	Cycle time, SDx_Cy	4 * $t_c(PLLRAWCLK)$	256 * SYSCLK period	ns
$t_w(SDDHL)M0$	Pulse duration, SDx_Dy (high / Low)	2 * $t_c(PLLRAWCLK)$		ns
$t_{su}(SDDV-SDCH)M0$	Setup time, SDx_Dy valid before SDx_Cy goes high	1 * $t_c(PLLRAWCLK)$ + 5		ns
$t_h(SDCH-SDD)M0$	Hold time, SDx_Dy wait after SDx_Cy goes high	1 * $t_c(PLLRAWCLK)$ + 5		ns

**WARNING**

Special precautions should be taken on both SD-Cx and SD-Dx signals to ensure a clean and noise-free signal that meets SDFM timing requirements. Precautions such as series termination resistors for ringing noise due to any impedance mismatch of clock driver and spacing of traces from other noisy signals are recommended.

**NOTE**

The SDFM SD-Cx and SD-Dx signals, when synchronized to PLLRAWCLK, provide protection against SDFM module corruption due to occasional random noise glitches that may result in a false comparator trip and filter output. However, the signals do not provide protection against persistent violations of the above timing requirements. Timing violations will result in data corruption proportional to the number of bits which violate the requirements.



**Figure 5-56. SDFM Timing Diagram – Mode 0**

## 5.11 C28x Communications Peripherals

---

### NOTE

For the actual number of each peripheral on a specific device, see [Table 3-1](#).

---

### 5.11.1 Controller Area Network (CAN)

This device uses the CAN IP known as DCAN.

The CAN module performs CAN protocol communication according to ISO 11898-1 (identical to Bosch® CAN protocol specification 2.0 A, B). The bit rate can be programmed to values up to 1 Mbps. A CAN transceiver chip is required for the connection to the physical layer (CAN bus).

For communication on a CAN network, individual message objects can be configured. The message objects and identifier masks are stored in the Message RAM.

All functions concerning the handling of messages are implemented in the message handler. These functions are: acceptance filtering; the transfer of messages between the CAN Core and the Message RAM; and the handling of transmission requests as well as the generation of interrupts or DMA requests.

The register set of the CAN may be accessed directly by the CPU through the module interface. These registers are used to control and configure the CAN core and the message handler, and to access the message RAM.

The CAN module implements the following features:

- Complies with ISO11898-1 ( Bosch® CAN protocol specification 2.0 A and B)
- Bit rates up to 1 Mbps
- Multiple clock sources
- 32 message objects (mailboxes), each with the following properties:
  - Configurable as receive or transmit
  - Configurable with standard (11-bit) or extended (29-bit) identifier
  - Supports programmable identifier receive mask
  - Supports data and remote frames
  - Holds 0 to 8 bytes of data
  - Parity-checked configuration and data RAM
- Individual identifier mask for each message object
- Programmable FIFO mode for message objects
- Programmable loop-back modes for self-test operation
- Suspend mode for debug support
- Software module reset
- Automatic bus-on, after bus-off state by a programmable 32-bit timer
- Message-RAM parity-check mechanism
- Two interrupt lines
- DMA support

---

### NOTE

For a CAN bit clock of 200 MHz, the smallest bit rate possible is 7.8125 kbps.


---



**NOTE**

Depending on the timing settings used, the accuracy of the on-chip zero-pin oscillator may not meet the requirements of the CAN protocol. In this situation, an external clock source must be used.

Figure 5-57 shows the CAN block diagram.



**Figure 5-57. CAN Block Diagram**

### 5.11.2 Fast Serial Interface (FSI)

The Fast Serial Interface (FSI) module is a serial communication peripheral capable of reliable and robust high-speed communications. The FSI is designed to ensure data robustness across many system conditions such as chip-to-chip as well as board-to-board across an isolation barrier. Payload integrity checks such as CRC, start- and end-of-frame patterns, and user-defined tags, are encoded before transmit and then verified after receipt without additional CPU interaction. Line breaks can be detected using periodic transmissions, all managed and monitored by hardware. The FSI is also tightly integrated with other control peripherals on the device. To ensure that the latest sensor data or control parameters are available, frames can be transmitted on every control loop period. An integrated skew-compensation block has been added on the receiver to handle skew that may occur between the clock and data signals due to a variety of factors, including trace-length mismatch and skews induced by an isolation chip. With embedded data robustness checks, data-link integrity checks, skew compensation, and integration with control peripherals, the FSI can enable high-speed, robust communication in any system. These and many other features of the FSI follow.

The FSI module includes the following features:

- Independent transmitter and receiver cores
- Source-synchronous transmission
- Double data rate (DDR)
- One or two data lines
- Programmable data length
- Skew adjustment block to compensate for board and system delay mismatches
- Frame error detection
- Programmable frame tagging for message filtering
- Hardware ping to detect line breaks during communication (ping watchdog)
- Two interrupts per FSI core
- Externally triggered frame generation
- Hardware- or software-calculated CRC
- Embedded ECC computation module
- Register write protection
- DMA support
- CLA task triggering
- SPI signaling mode (limited features available)

Operating the FSI at maximum speed (50 MHz) at dual data rate (100 Mbps) may require the integrated skew compensation block to be configured according to the specific operating conditions on a case-by-case basis. The [Fast Serial Interface \(FSI\) Skew Compensation](#) Application Report provides example software on how to configure and set up the integrated skew compensation block on the Fast Serial Interface.

The FSI consists of independent transmitter (FSITX) and receiver (FSIRX) cores. The FSITX and FSIRX cores are configured and operated independently. The features available on the FSITX and FSIRX are described in [Section 5.11.2.1](#) and [Section 5.11.2.2](#), respectively.


### 5.11.2.1 FSI Transmitter

The FSI transmitter module handles the framing of data, CRC generation, signal generation of TXCLK, TXD0, and TXD1, as well as interrupt generation. The operation of the transmitter core is controlled and configured through programmable control registers. The transmitter control registers let the CPU (or the CLA) program, control, and monitor the operation of the FSI transmitter. The transmit data buffer is accessible by the CPU, CLA, and the DMA.

The transmitter has the following features:

- Automated ping frame generation
- Externally triggered ping frames
- Externally triggered data frames
- Software-configurable frame lengths
- 16-word data buffer
- Data buffer underrun and overrun detection
- Hardware-generated CRC on data bits
- Software ECC calculation on select data
- DMA support
- CLA task triggering

Figure 5-58 shows the FSITX CPU interface. Figure 5-59 shows the high-level block diagram of the FSITX. Not all data paths and internal connections are shown. This diagram provides a high-level overview of the internal modules present in the FSITX.



A. The signals connected to the trigger muxes are described in the External Frame Trigger Mux section of the Fast Serial Interface (FSI) chapter in the *TMS320F2838x Microcontrollers Technical Reference Manual*.

**Figure 5-58. FSITX CPU Interface**




Figure 5-59. FSITX Block Diagram

### 5.11.2.1.1 FSITX Electrical Data and Timing

Table 5-65 lists the FSITX switching characteristics. Figure 5-60 shows the FSITX timings.

Table 5-65. FSITX Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

NO.	PARAMETER	MIN	MAX	UNIT
1	$t_c(\text{TXCLK})$	20		ns
2	$t_w(\text{TXCLK})$	$(0.5t_c(\text{TXCLK}) - 1)$	$(0.5t_c(\text{TXCLK}) + 1)$	ns
3	$t_d(\text{TXCLKL-TXD})$	$(0.25t_c(\text{TXCLK}) - 2)$	$(0.25t_c(\text{TXCLK}) + 2.5)$	ns




Figure 5-60. FSITX Timings

### 5.11.2.2 FSI Receiver

The receiver module interfaces to the FSI clock (RXCLK) and the data lines (RXD0 and RXD1) after they pass through the programmable delay line. The receiver core handles the data framing, CRC computation, and frame-related error checking. The receiver bit clock and state machine are run by the RXCLK input, which is asynchronous to the device system clock.

The receiver control registers let the CPU (or the CLA) program, control, and monitor the operation of the FSIRX. The receive data buffer is accessible by the CPU, CLA, and the DMA.

The receiver core has the following features:

- 16-word data buffer
- Multiple supported frame types
- Ping frame watchdog
- Frame watchdog
- CRC calculation and comparison in hardware
- ECC detection
- Programmable delay line control on incoming signals
- DMA support
- CLA task triggering

Figure 5-61 shows the FSIRX CPU interface. Figure 5-62 provides a high-level overview of the internal modules present in the FSIRX. Not all data paths and internal connections are shown.




Figure 5-61. FSIRX CPU Interface




Figure 5-62. FSIRX Block Diagram

5.11.2.2.1 FSIRX Electrical Data and Timing

Table 5-66 lists the FSIRX timing requirements. Table 5-67 lists the FSIRX electrical characteristics. Figure 5-63 shows the FSIRX timings.

Table 5-66. FSIRX Timing Requirements

NO.			MIN	MAX	UNIT
1	$t_{c(RXCLK)}$	Cycle time, RXCLK	20		ns
2	$t_{w(RXCLK)}$	Pulse width, RXCLK low or RXCLK high.	$(0.5t_{c(RXCLK)}) - 1$	$(0.5t_{c(RXCLK)}) + 1$	ns
3	$t_{su(RXCLK-RXD)}$	Setup time with respect to RXCLK, applies to both edges of the clock	3		ns
4	$t_{h(RXCLK-RXD)}$	Hold time with respect to RXCLK, applies to both edges of the clock	2.5		ns

Table 5-67. FSIRX Electrical Characteristics

NO.			MIN	MAX	UNIT
1	$t_{d(RXCLK)}$	RXCLK delay compensation at RX_DLYLINE_CTRL[RXCLK_DLY]=31	10	30	ns
2	$t_{d(RXD0)}$	RXD0 delay compensation at RX_DLYLINE_CTRL[RXD0_DLY]=31	10	30	ns
3	$t_{d(RXD1)}$	RXD1 delay compensation at RX_DLYLINE_CTRL[RXD1_DLY]=31	10	30	ns
4	$t_{d(DELAY\_ELEMENT)}$	Incremental delay of each delay line element for RXCLK, RXD0, and RXD1	0.3	1	ns




Figure 5-63. FSIRX Timings

### 5.11.2.3 SPI Signaling Mode

The FSI supports a SPI signaling mode to enable communication with programmable SPI devices. In this mode, the FSI transmits its data in the same manner as a SPI in a single clock configuration mode. While the FSI is able to physically interface with a SPI in this mode, the external device must be able to encode and decode an FSI frame to communicate successfully. This is because the FSI transmits all SPI frame phases with the exception of the preamble and postamble. The FSI provides the same data validation and frame checking as if it was in standard FSI mode, allowing for more robust communication without consuming CPU cycles. The external SPI is required to send all relevant information and can access standard FSI features such as the ping frame watchdog on the FSIRX, frame tagging, or custom CRC values. The list of features of the SPI signaling mode follows:

- Data will transmit on rising edge and receive on falling edge of the clock.
- Only 16-bit word size is supported.
- TXD1 will be driven like an active-low chip-select signal. The signal will be low for the duration of the full frame transmission.
- No receiver chip-select input is required. RXD1 is not used. Data is shifted into the receiver on every active clock edge.
- No preamble or postamble clocks will be transmitted. All signals return to the idle state after the frame phase is finished.
- It is not possible to transmit in the SPI slave configuration because the FSI TXCLK cannot take an external clock source.


#### 5.11.2.3.1 FSITX SPI Signaling Mode Electrical Data and Timing

Table 5-68 lists the FSITX SPI signaling mode switching characteristics. Figure 5-64 shows the FSITX SPI signaling mode timings. Special timings are not required for the FSIRX in SPI signaling mode. FSIRX timings listed in Table 5-66 are applicable in the SPI signaling mode. Setup and Hold times are only valid on the falling edge of FSIRXCLK because this is the active edge in SPI signaling mode.

**Table 5-68. FSITX SPI Signaling Mode Switching Characteristics**

over operating free-air temperature range (unless otherwise noted)

NO.	PARAMETER	MIN	MAX	UNIT
1	$t_c(\text{TXCLK})$ Cycle time, TXCLK	20		ns
2	$t_w(\text{TXCLK})$ Pulse width, TXCLK low or TXCLK high	$(0.5t_c(\text{TXCLK})) - 1$	$(0.5t_c(\text{TXCLK})) + 1$	ns
3	$t_d(\text{TXCLKH-TXD0})$ Delay time, TXD0 valid after TXCLK high		3	ns
4	$t_d(\text{TXD1-TXCLK})$ Delay time, TXCLK high after TXD1 low	$t_w(\text{TXCLK}) - 3$		ns
5	$t_d(\text{TXCLK-TXD1})$ Delay time, TXD1 high after TXCLK low	$t_w(\text{TXCLK}) - 2$		ns



**Figure 5-64. FSITX SPI Signaling Mode Timings**



### 5.11.3 Inter-Integrated Circuit (I2C)

The I2C module has the following features:

- Compliance with the NXP™ Semiconductors I2C bus specification (version 2.1):
  - Support for 8-bit format transfers
  - 7-bit and 10-bit addressing modes
  - General call
  - START byte mode
  - Support for multiple master-transmitters and slave-receivers
  - Support for multiple slave-transmitters and master-receivers
  - Combined master transmit/receive and receive/transmit mode
  - Data transfer rate from 10 kbps up to 400 kbps (Fast-mode)
- Receive FIFO and Transmitter FIFO (16-deep x 8-bit FIFO)
- Supports two ePIE interrupts:
  - I2Cx Interrupt – Any of the below events can be configured to generate an I2Cx interrupt:
    - Transmit-data ready
    - Receive-data ready
    - Register-access ready
    - No-acknowledgment received
    - Arbitration lost
    - Stop condition detected
    - Addressed as slave
  - I2Cx\_FIFO interrupts:
    - Transmit FIFO interrupt
    - Receive FIFO interrupt
- Module enable/disable capability
- Free data format mode

Figure 5-65 shows the I2C block diagram.




Figure 5-65. I2C Module Conceptual Block Diagram

### 5.11.3.1 I2C Electrical Data and Timing

Table 5-69 lists the I2C timing requirements. Table 5-70 lists the I2C switching characteristics. Figure 5-66 shows the I2C timing diagram.

**Table 5-69. I2C Timing Requirements**

NO.			MIN	MAX	UNIT
<b>Standard mode</b>					
T0	$f_{\text{mod}}$	I2C module frequency	7	12	MHz
T1	$t_{\text{h(SDA-SCL)START}}$	Hold time, START condition, SCL fall delay after SDA fall	4.0		$\mu\text{s}$
T2	$t_{\text{su(SCL-SDA)START}}$	Setup time, Repeated START, SCL rise before SDA fall delay	4.7		$\mu\text{s}$
T3	$t_{\text{h(SCL-DAT)}}$	Hold time, data after SCL fall	0		$\mu\text{s}$
T4	$t_{\text{su(DAT-SCL)}}$	Setup time, data before SCL rise	250		ns
T5	$t_{\text{r(SDA)}}$	Rise time, SDA		1000	ns
T6	$t_{\text{r(SCL)}}$	Rise time, SCL		1000	ns
T7	$t_{\text{f(SDA)}}$	Fall time, SDA		300	ns
T8	$t_{\text{f(SCL)}}$	Fall time, SCL		300	ns
T9	$t_{\text{su(SCL-SDA)STOP}}$	Setup time, STOP condition, SCL rise before SDA rise delay	4.0		$\mu\text{s}$
T10	$t_{\text{w(SP)}}$	Pulse duration of spikes that will be suppressed by filter	0	50	ns
T11	$C_{\text{b}}$	capacitance load on each bus line		400	pF
<b>Fast mode</b>					
T0	$f_{\text{mod}}$	I2C module frequency	7	12	MHz
T1	$t_{\text{h(SDA-SCL)START}}$	Hold time, START condition, SCL fall delay after SDA fall	0.6		$\mu\text{s}$
T2	$t_{\text{su(SCL-SDA)START}}$	Setup time, Repeated START, SCL rise before SDA fall delay	0.6		$\mu\text{s}$
T3	$t_{\text{h(SCL-DAT)}}$	Hold time, data after SCL fall	0		$\mu\text{s}$
T4	$t_{\text{su(DAT-SCL)}}$	Setup time, data before SCL rise	100		ns
T5	$t_{\text{r(SDA)}}$	Rise time, SDA	20	300	ns
T6	$t_{\text{r(SCL)}}$	Rise time, SCL	20	300	ns
T7	$t_{\text{f(SDA)}}$	Fall time, SDA	11.4	300	ns
T8	$t_{\text{f(SCL)}}$	Fall time, SCL	11.4	300	ns
T9	$t_{\text{su(SCL-SDA)STOP}}$	Setup time, STOP condition, SCL rise before SDA rise delay	0.6		$\mu\text{s}$
T10	$t_{\text{w(SP)}}$	Pulse duration of spikes that will be suppressed by filter	0	50	ns
T11	$C_{\text{b}}$	capacitance load on each bus line		400	pF


**Table 5-70. I2C Switching Characteristics**

over recommended operating conditions (unless otherwise noted)

NO.	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT	
<b>Standard mode</b>						
S1	$f_{SCL}$	SCL clock frequency	0	100	kHz	
S2	$T_{SCL}$	SCL clock period	10		$\mu$ s	
S3	$t_{w(SCLL)}$	Pulse duration, SCL clock low	4.7		$\mu$ s	
S4	$t_{w(SCLH)}$	Pulse duration, SCL clock high	4.0		$\mu$ s	
S5	$t_{BUF}$	Bus free time between STOP and START conditions	4.7		$\mu$ s	
S6	$t_{v(SCL-DAT)}$	Valid time, data after SCL fall		3.45	$\mu$ s	
S7	$t_{v(SCL-ACK)}$	Valid time, Acknowledge after SCL fall		3.45	$\mu$ s	
S8	$I_I$	Input current on pins	$0.1 V_{bus} < V_i < 0.9 V_{bus}$	-10	10	$\mu$ A
<b>Fast mode</b>						
S1	$f_{SCL}$	SCL clock frequency	0	400	kHz	
S2	$T_{SCL}$	SCL clock period	2.5		$\mu$ s	
S3	$t_{w(SCLL)}$	Pulse duration, SCL clock low	1.3		$\mu$ s	
S4	$t_{w(SCLH)}$	Pulse duration, SCL clock high	0.6		$\mu$ s	
S5	$t_{BUF}$	Bus free time between STOP and START conditions	1.3		$\mu$ s	
S6	$t_{v(SCL-DAT)}$	Valid time, data after SCL fall		0.9	$\mu$ s	
S7	$t_{v(SCL-ACK)}$	Valid time, Acknowledge after SCL fall		0.9	$\mu$ s	
S8	$I_I$	Input current on pins	$0.1 V_{bus} < V_i < 0.9 V_{bus}$	-10	10	$\mu$ A

**NOTE**

To meet all of the I2C protocol timing specifications, the I2C module clock (Fmod) must be configured from 7 MHz to 12 MHz.



**Figure 5-66. I2C Timing Diagram**

### 5.11.4 Multichannel Buffered Serial Port (McBSP)

The McBSPs feature:

- Full-duplex communication
- Double-buffered transmission and triple-buffered reception, allowing a continuous data stream
- Independent clocking and framing for reception and transmission
- The capability to send interrupts to the CPU and to send DMA events to the DMA controller
- 128 channels for transmission and reception
- Multichannel selection modes that enable or disable block transfers in each of the channels
- Direct interface to industry-standard codecs, analog interface chips (AICs), and other serially connected A/D and D/A devices
- Support for external generation of clock signals and frame-synchronization signals
- A programmable sample rate generator for internal generation and control of clock signals and frame-synchronization signals
- Programmable polarity for frame-synchronization pulses and clock signals
- Direct interface to:
  - T1/E1 framers
  - IOM-2 compliant devices
  - AC97-compliant devices (the necessary multiphase frame capability is provided)
  - I2S compliant devices
  - SPI devices
- A wide selection of data sizes: 8, 12, 16, 20, 24, and 32 bits

---

#### NOTE

A value of the chosen data size is referred to as a *serial word* or *word* throughout the McBSP documentation. Elsewhere, *word* is used to describe a 16-bit value.

---

- $\mu$ -law and A-law companding
- The option of transmitting/receiving 8-bit data with the LSB first
- Status bits for flagging exception/error conditions
- ABIS mode is not supported

Figure 5-67 shows the block diagram of the McBSP module.




Figure 5-67. McBSP Block Diagram

### 5.11.4.1 McBSP Electrical Data and Timing

#### 5.11.4.1.1 McBSP Transmit and Receive Timing

Table 5-71 lists the McBSP timing requirements. Table 5-72 lists the McBSP switching characteristics. Figure 5-68 and Figure 5-69 show the McBSP timing diagrams.

**Table 5-71. McBSP Timing Requirements<sup>(1)(2)</sup>**

NO.				MIN	MAX	UNIT
		McBSP module clock (CLKG, CLKX, CLKR) range		1		kHz
					25	MHz
		McBSP module cycle time (CLKG, CLKX, CLKR) range		40		ns
					1	ms
M11	$t_{c(CLKR)}$	Cycle time, CLKR/X	CLKR/X ext	2P		ns
M12	$t_{w(CLKR)}$	Pulse duration, CLKR/X high or CLKR/X low	CLKR/X ext	P – 7		ns
M13	$t_{r(CLKR)}$	Rise time, CLKR/X	CLKR/X ext		7	ns
M14	$t_{f(CLKR)}$	Fall time, CLKR/X	CLKR/X ext		7	ns
M15	$t_{su(FRH-CKRL)}$	Setup time, external FSR high before CLKR low	CLKR int	21		ns
			CLKR ext	2		
M16	$t_{h(CKRL-FRH)}$	Hold time, external FSR high after CLKR low	CLKR int	0		ns
			CLKR ext	6		
M17	$t_{su(DRV-CKRL)}$	Setup time, DR valid before CLKR low	CLKR int	21		ns
			CLKR ext	5		
M18	$t_{h(CKRL-DRV)}$	Hold time, DR valid after CLKR low	CLKR int	0		ns
			CLKR ext	3		
M19	$t_{su(FXH-CKXL)}$	Setup time, external FSX high before CLKX low	CLKX int	21		ns
			CLKX ext	2		
M20	$t_{h(CKXL-FXH)}$	Hold time, external FSX high after CLKX low	CLKX int	0		ns
			CLKX ext	6		

(1) Polarity bits CLKRP = CLKXP = FSRP = FSXP = 0. If the polarity of any of the signals is inverted, then the timing references of that signal are also inverted.

(2)  $2P = 1/CLKG$  in ns. CLKG is the output of sample rate generator mux.  $CLKG = CLKSRG / (1 + CLKGDV)$ . CLKSRG can be LSPCLK, CLKX, CLKR as source.  $CLKSRG \leq (SYSCLK/2)$ .

**Table 5-72. McBSP Switching Characteristics<sup>(1)(2)</sup>**

over recommended operating conditions (unless otherwise noted)

NO.	PARAMETER			MIN	MAX	UNIT	
M1	$t_{c(CKRX)}$	Cycle time, CLKR/X		2P		ns	
M2	$t_{w(CKRXH)}$	Pulse duration, CLKR/X high		$D - 5^{(3)}$	$D + 5^{(3)}$	ns	
M3	$t_{w(CKRXL)}$	Pulse duration, CLKR/X low		$C - 5^{(3)}$	$C + 5^{(3)}$	ns	
M4	$t_{d(CKRH-FRV)}$	Delay time, CLKR high to internal FSR valid		CLKR int	-3	4	ns
				CLKR ext	3	27	
M5	$t_{d(CKXH-FXV)}$	Delay time, CLKX high to internal FSX valid		CLKX int	-3	4	ns
				CLKX ext	3	27	
M6	$t_{dis(CKXH-DXHZ)}$	Disable time, CLKX high to DX high impedance following last data bit		CLKX int	-8	8	ns
				CLKX ext	4	25	
M7	$t_{d(CKXH-DXV)}$	Delay time, CLKX high to DX valid.		CLKX int	-3	5	ns
		This applies to all bits except the first bit transmitted.		CLKX ext	7	25	
		Delay time, CLKX high to DX valid	DXENA = 0	CLKX int	-3	5	
				CLKX ext	7	25	
Only applies to first bit transmitted when in Data Delay 1 or 2 (XDATDLY=01b or 10b) modes		DXENA = 1	CLKX int	P - 3	P + 5		
M8	$t_{en(CKXH-DX)}$	Enable time, CLKX high to DX driven		DXENA = 0	CLKX int	-8	ns
		Only applies to first bit transmitted when in Data Delay 1 or 2 (XDATDLY=01b or 10b) modes		DXENA = 1	CLKX int	P - 8	
				CLKX ext	5		
				CLKX ext	P + 5		
M9	$t_{d(FXH-DXV)}$	Delay time, FSX high to DX valid		DXENA = 0	FSX int	8	ns
		Only applies to first bit transmitted when in Data Delay 0 (XDATDLY=00b) mode.		DXENA = 1	FSX int	P + 8	
				FSX ext	18.5		
				FSX ext	P + 18.5		
M10	$t_{en(FXH-DX)}$	Enable time, FSX high to DX driven		DXENA = 0	FSX int	-2	ns
		Only applies to first bit transmitted when in Data Delay 0 (XDATDLY=00b) mode		DXENA = 1	FSX int	P - 2	
				FSX ext	6		
				FSX ext	P + 6		

(1) Polarity bits CLKRP = CLKXP = FSRP = FSXP = 0. If the polarity of any of the signals is inverted, then the timing references of that signal are also inverted.

(2) 2P = 1/CLKG in ns.

(3) C = CLKRX low pulse width = P  
D = CLKRX high pulse width = P






Figure 5-68. McBSP Receive Timing




Figure 5-69. McBSP Transmit Timing

**5.11.4.1.2 McBSP as SPI Master or Slave Timing**

Table 5-73 lists the McBSP as SPI master timing requirements. Table 5-74 lists the McBSP as SPI master switching characteristics. Table 5-75 lists the McBSP as SPI slave timing requirements. Table 5-76 lists the McBSP as SPI slave switching characteristics.

Figure 5-70 through Figure 5-73 show the McBSP as SPI master or slave timing diagrams.

**Table 5-73. McBSP as SPI Master Timing Requirements**

NO.			MIN	MAX	UNIT
<b>CLOCK</b>					
	$t_c(\text{CLKG})$	Cycle time, CLKG <sup>(1)</sup>	$2 * t_c(\text{LSPCLK})$		ns
	P	Cycle time, LSPCLK <sup>(1)</sup>	$t_c(\text{LSPCLK})$		ns
M33, M42, M52, M61	$t_c(\text{CKX})$	Cycle time, CLKX	2P		ns
<b>CLKSTP = 10b, CLKXP = 0</b>					
M30	$t_{su}(\text{DRV-CKXL})$	Setup time, DR valid before CLKX low	30		ns
M31	$t_h(\text{CKXL-DRV})$	Hold time, DR valid after CLKX low	1		ns
<b>CLKSTP = 11b, CLKXP = 0</b>					
M39	$t_{su}(\text{DRV-CKXH})$	Setup time, DR valid before CLKX high	30		ns
M40	$t_h(\text{CKXH-DRV})$	Hold time, DR valid after CLKX high	1		ns
<b>CLKSTP = 10b, CLKXP = 1</b>					
M49	$t_{su}(\text{DRV-CKXH})$	Setup time, DR valid before CLKX high	30		ns
M50	$t_h(\text{CKXH-DRV})$	Hold time, DR valid after CLKX high	1		ns
<b>CLKSTP = 11b, CLKXP = 1</b>					
M58	$t_{su}(\text{DRV-CKXL})$	Setup time, DR valid before CLKX low	30		ns
M59	$t_h(\text{CKXL-DRV})$	Hold time, DR valid after CLKX low	1		ns

(1) CLKG should be configured to LSPCLK/2 by setting CLKSM = 1 and CLKGDV = 1

**Table 5-74. McBSP as SPI Master Switching Characteristics**

over operating free-air temperature range (unless otherwise noted)

NO.	PARAMETER		MIN	TYP	MAX	UNIT
<b>CLOCK</b>						
M33	$t_{c}(\text{CLKG})$	Cycle time, CLKG <sup>(1)</sup> ( $n * t_{c}(\text{LSPCLK})$ )	40			ns
	P	Half CLKG cycle; $0.5 * t_{c}(\text{CLKG})$	20			ns
	n	LSPCLK to CLKG divider	2			ns
<b>CLKSTP = 10b, CLKXP = 0</b>						
M24	$t_{h}(\text{CKXL-FXL})$	Hold time, FSX high after CLKX low	2P – 4			ns
M25	$t_{d}(\text{FXL-CKXH})$	Delay time, FSX low to CLKX high	P – 4			ns
M26	$t_{d}(\text{CLKXH-DXV})$	Delay time, CLKX high to DX valid	–3		5	ns
M28	$t_{dis}(\text{FXH-DXHZ})$	Disable time, DX high impedance following last data bit from CLKX low	P – 8			ns
M29	$t_{d}(\text{FXL-DXV})$	Delay time, FSX low to DX valid	P – 3		P + 6	ns
<b>CLKSTP = 11b, CLKXP = 0</b>						
M34	$t_{h}(\text{CKXL-FXH})$	Hold time, FSX high after CLKX low	P – 4			ns
M35	$t_{d}(\text{FXL-CKXH})$	Delay time, FSX low to CLKX high	2P – 4			ns
M36	$t_{d}(\text{CLKXL-DXV})$	Delay time, CLKX low to DX valid	–3		5	ns
M37	$t_{dis}(\text{CKXL-DXHZ})$	Disable time, DX high impedance following last data bit from CLKX low	P – 8			ns
M38	$t_{d}(\text{FXL-DXV})$	Delay time, FSX low to DX valid	–3		5	ns
<b>CLKSTP = 10b, CLKXP = 1</b>						
M43	$t_{h}(\text{CKXH-FXH})$	Hold time, FSX high after CLKX high	2P – 4			ns
M44	$t_{d}(\text{FXL-CKXL})$	Delay time, FSX low to CLKX low	P – 4			ns
M45	$t_{d}(\text{CLKXL-DXV})$	Delay time, CLKX low to DX valid	–3		5	ns
M47	$t_{dis}(\text{CKXH-DXHZ})$	Disable time, DX high impedance following last data bit from CLKX high	P – 8			ns
M48	$t_{d}(\text{FXL-DXV})$	Delay time, FSX low to DX valid	–3		5	ns
<b>CLKSTP = 11b, CLKXP = 1</b>						
M53	$t_{h}(\text{CKXH-FXH})$	Hold time, FSX high after CLKX high	P – 4			ns
M54	$t_{d}(\text{FXL-CKXL})$	Delay time, FSX low to CLKX low	2P – 4			ns
M55	$t_{d}(\text{CLKXH-DXV})$	Delay time, CLKX high to DX valid	–3		5	ns
M56	$t_{dis}(\text{CKXH-DXHZ})$	Disable time, DX high impedance following last data bit from CLKX high	P – 8			ns
M57	$t_{d}(\text{FXL-DXV})$	Delay time, FSX low to DX valid	–3		5	ns

(1) CLKG should be configured to LSPCLK/2 by setting CLKSM = 1 and CLKGDV = 1.

**Table 5-75. McBSP as SPI Slave Timing Requirements**

NO.			MIN	MAX	UNIT
<b>CLOCK</b>					
	$t_{c}(\text{CLKG})$	Cycle time, CLKG <sup>(1)</sup>	2 * $t_{c}(\text{LSPCLK})$		ns
	P	Cycle time, LSPCLK <sup>(1)</sup>	$t_{c}(\text{LSPCLK})$		ns
M33, M42, M52, M61	$t_{c}(\text{CKX})$	Cycle time, CLKX <sup>(2)</sup>	16P		ns
<b>CLKSTP = 10b, CLKXP = 0</b>					
M30	$t_{su}(\text{DRV-CKXL})$	Setup time, DR valid before CLKX low	8P – 10		ns
M31	$t_{h}(\text{CKXL-DRV})$	Hold time, DR valid after CLKX low	8P – 10		ns
M32	$t_{su}(\text{BFXL-CKXH})$	Setup time, FSX low before CLKX high	8P+10		ns
<b>CLKSTP = 11b, CLKXP = 0</b>					
M39	$t_{su}(\text{DRV-CKXH})$	Setup time, DR valid before CLKX high	8P – 10		ns
M40	$t_{h}(\text{CKXH-DRV})$	Hold time, DR valid after CLKX high	8P – 10		ns
M41	$t_{su}(\text{FXL-CKXH})$	Setup time, FSX low before CLKX high	16P+10		ns
<b>CLKSTP = 10b, CLKXP = 1</b>					
M49	$t_{su}(\text{DRV-CKXH})$	Setup time, DR valid before CLKX high	8P – 10		ns
M50	$t_{h}(\text{CKXH-DRV})$	Hold time, DR valid after CLKX high	8P – 10		ns
M51	$t_{su}(\text{FXL-CKXL})$	Setup time, FSX low before CLKX low	8P+10		ns
<b>CLKSTP = 11b, CLKXP = 1</b>					
M58	$t_{su}(\text{DRV-CKXL})$	Setup time, DR valid before CLKX low	8P – 10		ns
M59	$t_{h}(\text{CKXL-DRV})$	Hold time, DR valid after CLKX low	8P – 10		ns
M60	$t_{su}(\text{FXL-CKXL})$	Setup time, FSX low before CLKX low	16P+10		ns


(1) CLKG should be configured to LSPCLK/2 by setting CLKSM = 1 and CLKGDV = 1

(2) For SPI slave modes CLKX must be a minimum of 8 CLKG cycles


**Table 5-76. McBSP as SPI Slave Switching Characteristics**

over operating free-air temperature range (unless otherwise noted)

NO.	PARAMETER	MIN	TYP	MAX	UNIT
<b>CLOCK</b>					
	2P	Cycle time, CLKG			ns
<b>CLKSTP = 10b, CLKXP = 0</b>					
M26	$t_{d(CLKXH-DXV)}$	Delay time, CLKX high to DX valid			ns
M28	$t_{dis}(CKXL-DXHZ)$	Disable time, DX high impedance following last data bit from CLKX low			ns
M29	$t_{d}(FXL-DXV)$	Delay time, FSX low to DX valid			ns
<b>CLKSTP = 11b, CLKXP = 0</b>					
M36	$t_{d}(CLKXL-DXV)$	Delay time, CLKX low to DX valid			ns
M37	$t_{dis}(CKXL-DXHZ)$	Disable time, DX high impedance following last data bit from CLKX low			ns
M38	$t_{d}(FXL-DXV)$	Delay time, FSX low to DX valid			ns
<b>CLKSTP = 10b, CLKXP = 1</b>					
M45	$t_{d}(CLKXL-DXV)$	Delay time, CLKX low to DX valid			ns
M47	$t_{dis}(CLKXH-DXHZ)$	Disable time, DX high impedance following last data bit from CLKX high			ns
M48	$t_{d}(FXL-DXV)$	Delay time, FSX low to DX valid			ns
<b>CLKSTP = 11b, CLKXP = 1</b>					
M55	$t_{d}(CLKXH-DXV)$	Delay time, CLKX high to DX valid			ns
M56	$t_{dis}(CKXH-DXHZ)$	Disable time, DX high impedance following last data bit from CLKX high			ns
M57	$t_{d}(FXL-DXV)$	Delay time, FSX low to DX valid			ns



**Figure 5-70. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 0**



**Figure 5-71. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 0**




Figure 5-72. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 1




Figure 5-73. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 1

### 5.11.5 Power Management Bus (PMBus)

The PMBus module provides an interface between the microcontroller and devices compliant with the SMI Forum PMBus Specification Part I version 1.0 and Part II version 1.1. PMBus is based on SMBus, which uses a similar physical layer to I2C.

The PMBus module has the following features:

- Compliance with the SMI Forum PMBus Specification (Part I v1.0 and Part II v1.1)
- Support for master and slave modes
- Support for two speeds:
  - Standard Mode: Up to 100 kHz
  - Fast Mode: Up to 400 kHz
- Packet error checking
- CONTROL and ALERT signals
- Clock high and low time-outs
- Four-byte transmit and receive buffers
- One maskable interrupt, which can be generated by several conditions:
  - Receive data ready
  - Transmit buffer empty
  - Slave address received
  - End of message
  - ALERT input asserted
  - Clock low time-out
  - Clock high time-out
  - Bus free

Figure 5-74 shows the PMBus block diagram.




Figure 5-74. PMBus Block Diagram

### 5.11.5.1 PMBus Electrical Data and Timing

Table 5-77 lists the PMBus electrical characteristics. Table 5-78 lists the PMBus fast mode switching characteristics. Table 5-79 lists the PMBus standard mode switching characteristics.

**Table 5-77. PMBus Electrical Characteristics**

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IL</sub>	Valid low-level input voltage				0.8	V
V <sub>IH</sub>	Valid high-level input voltage		2.1	VDDIO		V
V <sub>OL</sub>	Low-level output voltage	At I <sub>pullup</sub> = 4 mA			0.4	V
I <sub>OL</sub>	Low-level output current	V <sub>OL</sub> ≤ 0.4 V	4			mA
t <sub>SP</sub>	Pulse width of spikes that must be suppressed by the input filter		0		50	ns
I <sub>i</sub>	Input leakage current on each pin	0.1 V <sub>bus</sub> < V <sub>i</sub> < 0.9 V <sub>bus</sub>	-10		10	μA
C <sub>i</sub>	Capacitance on each pin				10	pF

**Table 5-78. PMBus Fast Mode Switching Characteristics**

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>SCL</sub>	SCL clock frequency		10		400	kHz
t <sub>BUF</sub>	Bus free time between STOP and START conditions		1.3			μs
t <sub>HD;STA</sub>	START condition hold time -- SDA fall to SCL fall delay		0.6			μs
t <sub>SU;STA</sub>	Repeated START setup time -- SCL rise to SDA fall delay		0.6			μs
t <sub>SU;STO</sub>	STOP condition setup time -- SCL rise to SDA rise delay		0.6			μs
t <sub>HD;DAT</sub>	Data hold time after SCL fall		300			ns
t <sub>SU;DAT</sub>	Data setup time before SCL rise		100			ns
t <sub>Timeout</sub>	Clock low time-out		25		35	ms
t <sub>LOW</sub>	Low period of the SCL clock		1.3			μs
t <sub>HIGH</sub>	High period of the SCL clock		0.6		50	μs
t <sub>LOW;SEXT</sub>	Cumulative clock low extend time (slave device)	From START to STOP			25	ms
t <sub>LOW;MEXT</sub>	Cumulative clock low extend time (master device)	Within each byte			10	ms
t <sub>r</sub>	Rise time of SDA and SCL	5% to 95%	20		300	ns
t <sub>f</sub>	Fall time of SDA and SCL	95% to 5%	20		300	ns



**Table 5-79. PMBus Standard Mode Switching Characteristics**

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{SCL}$	SCL clock frequency		10		100	kHz
$t_{BUF}$	Bus free time between STOP and START conditions		4.7			$\mu$ s
$t_{HD;STA}$	START condition hold time -- SDA fall to SCL fall delay		4			$\mu$ s
$t_{SU;STA}$	Repeated START setup time -- SCL rise to SDA fall delay		4.7			$\mu$ s
$t_{SU;STO}$	STOP condition setup time -- SCL rise to SDA rise delay		4			$\mu$ s
$t_{HD;DAT}$	Data hold time after SCL fall		300			ns
$t_{SU;DAT}$	Data setup time before SCL rise		250			ns
$t_{Timeout}$	Clock low time-out		25		35	ms
$t_{LOW}$	Low period of the SCL clock		4.7			$\mu$ s
$t_{HIGH}$	High period of the SCL clock		4		50	$\mu$ s
$t_{LOW;SEXT}$	Cumulative clock low extend time (slave device)	From START to STOP			25	ms
$t_{LOW;MEXT}$	Cumulative clock low extend time (master device)	Within each byte			10	ms
$t_r$	Rise time of SDA and SCL				1000	ns
$t_f$	Fall time of SDA and SCL				300	ns

### 5.11.6 Serial Communications Interface (SCI)

The SCI is a 2-wire asynchronous serial port, commonly known as a UART. The SCI module supports digital communications between the CPU and other asynchronous peripherals that use the standard non-return-to-zero (NRZ) format

The SCI receiver and transmitter each have a 16-level-deep FIFO for reducing servicing overhead, and each has its own separate enable and interrupt bits. Both can be operated independently for half-duplex communication, or simultaneously for full-duplex communication. To specify data integrity, the SCI checks received data for break detection, parity, overrun, and framing errors. The bit rate is programmable to different speeds through a 16-bit baud-select register. [Figure 5-75](#) shows the SCI block diagram.

Features of the SCI module include:

- Two external pins:
  - SCITXD: SCI transmit-output pin
  - SCIRXD: SCI receive-input pin
  - Baud rate programmable to 64K different rates
- Data-word format
  - One start bit
  - Data-word length programmable from 1 to 8 bits
  - Optional even/odd/no parity bit
  - 1 or 2 stop bits
- Four error-detection flags: parity, overrun, framing, and break detection
- Two wakeup multiprocessor modes: idle-line and address bit
- Half- or full-duplex operation
- Double-buffered receive and transmit functions
- Transmitter and receiver operations can be accomplished through interrupt-driven or polled algorithms with status flags.
  - Transmitter: TXRDY flag (transmitter-buffer register is ready to receive another character) and TX EMPTY flag (transmitter-shift register is empty)
  - Receiver: RXRDY flag (receiver-buffer register is ready to receive another character), BRKDT flag (break condition occurred), and RX ERROR flag (monitoring four interrupt conditions)
- Separate enable bits for transmitter and receiver interrupts (except BRKDT)
- NRZ format
- Auto baud-detect hardware logic
- 16-level transmit and receive FIFO

---

#### NOTE

All registers in this module are 8-bit registers. When a register is accessed, the register data is in the lower byte (bits 7–0), and the upper byte (bits 15–8) is read as zeros. Writing to the upper byte has no effect.

---




Figure 5-75. SCI Block Diagram

### 5.11.7 Serial Peripheral Interface (SPI)

The SPI is a high-speed synchronous serial input/output (I/O) port that allows a serial bit stream of programmed length (1 to 16 bits) to be shifted into and out of the device at a programmed bit-transfer rate. The SPI is normally used for communications between the microcontroller and external peripherals or another controller. Typical applications include external I/O or peripheral expansion through devices such as shift registers, display drivers, and ADCs. Multidevice communications are supported by the master/slave operation of the SPI. The port supports 16-level receive and transmit FIFOs for reducing CPU servicing overhead.

The SPI module features include:

- SPISOMI: SPI slave-output/master-input pin
- SPISIMO: SPI slave-input/master-output pin
- $\overline{\text{SPISTE}}$ : SPI slave transmit-enable pin
- SPICLK: SPI serial-clock pin
- Two operational modes: master and slave
- Baud rate: 125 different programmable rates
- Data word length: 1 to 16 data bits
- Four clocking schemes (controlled by clock polarity and clock phase bits) include:
  - Falling edge without phase delay: SPICLK active-high. SPI transmits data on the falling edge of the SPICLK signal and receives data on the rising edge of the SPICLK signal.
  - Falling edge with phase delay: SPICLK active-high. SPI transmits data one half-cycle ahead of the falling edge of the SPICLK signal and receives data on the falling edge of the SPICLK signal.
  - Rising edge without phase delay: SPICLK inactive-low. SPI transmits data on the rising edge of the SPICLK signal and receives data on the falling edge of the SPICLK signal.
  - Rising edge with phase delay: SPICLK inactive-low. SPI transmits data one half-cycle ahead of the rising edge of the SPICLK signal and receives data on the rising edge of the SPICLK signal.
- Simultaneous receive-and-transmit operation (transmit function can be disabled in software)
- Transmitter and receiver operations are accomplished through either interrupt-driven or polled algorithms.
- 16-level transmit and receive FIFO
- Delayed transmit control
- 3-wire SPI mode
- $\overline{\text{SPISTE}}$  inversion for digital audio interface receive mode on devices with two SPI modules
- DMA support
- High-speed mode for up to 50-MHz full-duplex communication

Figure 5-76 shows the SPI CPU Interface.




Figure 5-76. SPI CPU Interface

### 5.11.7.1 SPI Electrical Data and Timing

#### NOTE

All timing parameters for SPI High-Speed Mode assume a load capacitance of 5 pF on SPICLK, SPISIMO, and SPISOMI.

For more information about the SPI in High-Speed mode, see the Serial Peripheral Interface (SPI) chapter of the [TMS320F2838x Microcontrollers Technical Reference Manual](#).

To use the SPI in High-Speed mode, the application must use the high-speed enabled GPIOs (see [Section 4.5.5](#)).

#### 5.11.7.1.1 SPI Master Mode Timings

[Table 5-80](#) lists the SPI master mode timing requirements. [Table 5-81](#) lists the SPI master mode switching characteristics (clock phase = 0). [Table 5-82](#) lists the SPI master mode switching characteristics (clock phase = 1). [Figure 5-77](#) shows the SPI master mode external timing where the clock phase = 0. [Figure 5-78](#) shows the SPI master mode external timing where the clock phase = 1.

**Table 5-80. SPI Master Mode Timing Requirements**

NO.			(BRR + 1) CONDITION <sup>(1)</sup>	MIN	MAX	UNIT
<b>High-Speed Mode</b>						
8	$t_{su(SOMI)M}$	Setup time, SPISOMI valid before SPICLK	Even, Odd	1		ns
9	$t_{h(SOMI)M}$	Hold time, SPISOMI valid after SPICLK	Even, Odd	5		ns
<b>Normal Mode</b>						
8	$t_{su(SOMI)M}$	Setup time, SPISOMI valid before SPICLK	Even, Odd	20		ns
9	$t_{h(SOMI)M}$	Hold time, SPISOMI valid after SPICLK	Even, Odd	0		ns

(1) The (BRR + 1) condition is Even when (SPIBRR + 1) is even or SPIBRR is 0 or 2. It is Odd when (SPIBRR + 1) is odd and SPIBRR is greater than 3.

**Table 5-81. SPI Master Mode Switching Characteristics (Clock Phase = 0)**

over recommended operating conditions (unless otherwise noted)

NO.	PARAMETER	(BRR + 1) CONDITION <sup>(1)</sup>	MIN	MAX	UNIT	
<b>General</b>						
1	$t_{c(SPC)M}$	Cycle time, SPICLK	Even	$4t_{c(LSPCLK)}$	$128t_{c(LSPCLK)}$	ns
			Odd	$5t_{c(LSPCLK)}$	$127t_{c(LSPCLK)}$	
2	$t_{w(SPC1)M}$	Pulse duration, SPICLK, first pulse	Even	$0.5t_{c(SPC)M} - 1$	$0.5t_{c(SPC)M} + 1$	ns
			Odd	$0.5t_{c(SPC)M} + 0.5t_{c(LSPCLK)} - 1$	$0.5t_{c(SPC)M} + 0.5t_{c(LSPCLK)} + 1$	
3	$t_{w(SPC2)M}$	Pulse duration, SPICLK, second pulse	Even	$0.5t_{c(SPC)M} - 1$	$0.5t_{c(SPC)M} + 1$	ns
			Odd	$0.5t_{c(SPC)M} - 0.5t_{c(LSPCLK)} - 1$	$0.5t_{c(SPC)M} - 0.5t_{c(LSPCLK)} + 1$	
23	$t_{d(SPC)M}$	Delay time, $\overline{SPISTE}$ active to SPICLK	Even	$1.5t_{c(SPC)M} - 3t_{c(SYSCCLK)} - 3$	$1.5t_{c(SPC)M} - 3t_{c(SYSCCLK)} + 3$	ns
			Odd	$1.5t_{c(SPC)M} - 4t_{c(SYSCCLK)} - 3$	$1.5t_{c(SPC)M} - 4t_{c(SYSCCLK)} + 3$	
24	$t_{v(STE)M}$	Valid time, SPICLK to $\overline{SPISTE}$ inactive	Even	$0.5t_{c(SPC)M} - 3$	$0.5t_{c(SPC)M} + 3$	ns
			Odd	$0.5t_{c(SPC)M} - 0.5t_{c(LSPCLK)} - 3$	$0.5t_{c(SPC)M} - 0.5t_{c(LSPCLK)} + 3$	
<b>High-Speed Mode</b>						
4	$t_{d(SIMO)M}$	Delay time, SPICLK to SPISIMO valid	Even, Odd		1	ns
5	$t_{v(SIMO)M}$	Valid time, SPISIMO valid after SPICLK	Even	$0.5t_{c(SPC)M} - 1$		ns
			Odd	$0.5t_{c(SPC)M} - 0.5t_{c(LSPCLK)} - 1$		
<b>Normal Mode</b>						
4	$t_{d(SIMO)M}$	Delay time, SPICLK to SPISIMO valid	Even, Odd		5	ns
5	$t_{v(SIMO)M}$	Valid time, SPISIMO valid after SPICLK	Even	$0.5t_{c(SPC)M} - 3$		ns
			Odd	$0.5t_{c(SPC)M} - 0.5t_{c(LSPCLK)} - 3$		

(1) The (BRR + 1) condition is Even when (SPIBRR + 1) is even or SPIBRR is 0 or 2. It is Odd when (SPIBRR + 1) is odd and SPIBRR is greater than 3.


**Table 5-82. SPI Master Mode Switching Characteristics (Clock Phase = 1)**

over recommended operating conditions (unless otherwise noted)

NO.	PARAMETER	(BRR + 1) CONDITION <sup>(1)</sup>	MIN	MAX	UNIT	
<b>General</b>						
1	$t_{c(SPC)M}$	Cycle time, SPICLK	Even	$4t_{c(LSPCLK)}$	$128t_{c(LSPCLK)}$	ns
			Odd	$5t_{c(LSPCLK)}$	$127t_{c(LSPCLK)}$	
2	$t_{w(SPCH)M}$	Pulse duration, SPICLK, first pulse	Even	$0.5t_{c(SPC)M} - 1$	$0.5t_{c(SPC)M} + 1$	ns
			Odd	$0.5t_{c(SPC)M} - 0.5t_{c(LSPCLK)} - 1$	$0.5t_{c(SPC)M} - 0.5t_{c(LSPCLK)} + 1$	
3	$t_{w(SPC2)M}$	Pulse duration, SPICLK, second pulse	Even	$0.5t_{c(SPC)M} - 1$	$0.5t_{c(SPC)M} + 1$	ns
			Odd	$0.5t_{c(SPC)M} + 0.5t_{c(LSPCLK)} - 1$	$0.5t_{c(SPC)M} + 0.5t_{c(LSPCLK)} + 1$	
23	$t_{d(SPC)M}$	Delay time, $\overline{SPISTE}$ valid to SPICLK	Even, Odd	$2t_{c(SPC)M} - 3t_{c(SYSCLK)} - 3$	$2t_{c(SPC)M} - 3t_{c(SYSCLK)} + 3$	ns
24	$t_{v(STE)M}$	Valid time, SPICLK to $\overline{SPISTE}$ invalid	Even	-3	+3	ns
			Odd	-3	+3	
<b>High-Speed Mode</b>						
4	$t_{d(SIMO)M}$	Delay time, SPISIMO valid to SPICLK	Even	$0.5t_{c(SPC)M} - 1$		ns
			Odd	$0.5t_{c(SPC)M} + 0.5t_{c(LSPCLK)} - 1$		
5	$t_{v(SIMO)M}$	Valid time, SPISIMO valid after SPICLK	Even	$0.5t_{c(SPC)M} - 1$		ns
			Odd	$0.5t_{c(SPC)M} - 0.5t_{c(LSPCLK)} - 1$		
<b>Normal Mode</b>						
4	$t_{d(SIMO)M}$	Delay time, SPISIMO valid to SPICLK	Even	$0.5t_{c(SPC)M} - 5$		ns
			Odd	$0.5t_{c(SPC)M} + 0.5t_{c(LSPCLK)} - 5$		
5	$t_{v(SIMO)M}$	Valid time, SPISIMO valid after SPICLK	Even	$0.5t_{c(SPC)M} - 3$		ns
			Odd	$0.5t_{c(SPC)M} - 0.5t_{c(LSPCLK)} - 3$		


(1) The (BRR + 1) condition is Even when (SPIBRR + 1) is even or SPIBRR is 0 or 2. It is Odd when (SPIBRR + 1) is odd and SPIBRR is greater than 3.





- A. On the trailing end of the word,  $\overline{\text{SPISTE}}$  will go inactive except between back-to-back transmit words in both FIFO and non-FIFO modes.

Figure 5-77. SPI Master Mode External Timing (Clock Phase = 0)



- A. On the trailing end of the word,  $\overline{\text{SPISTE}}$  will go inactive except between back-to-back transmit words in both FIFO and non-FIFO modes.

Figure 5-78. SPI Master Mode External Timing (Clock Phase = 1)

### 5.11.7.1.2 SPI Slave Mode Timings

Table 5-83 lists the SPI slave mode timing requirements. Table 5-84 lists the SPI slave mode switching characteristics. Figure 5-79 shows the SPI slave mode external timing where the clock phase = 0. Figure 5-80 shows the SPI slave mode external timing where the clock phase = 1.

**Table 5-83. SPI Slave Mode Timing Requirements**

NO.			MIN	MAX	UNIT
12	$t_{c(SPC)S}$	Cycle time, SPICLK	$4t_{c(SYSCLK)}$		ns
13	$t_{w(SPC1)S}$	Pulse duration, SPICLK, first pulse	$2t_{c(SYSCLK)} - 1$		ns
14	$t_{w(SPC2)S}$	Pulse duration, SPICLK, second pulse	$2t_{c(SYSCLK)} - 1$		ns
19	$t_{su(SIMO)S}$	Setup time, SPISIMO valid before SPICLK	$1.5t_{c(SYSCLK)}$		ns
20	$t_{h(SIMO)S}$	Hold time, SPISIMO valid after SPICLK	$1.5t_{c(SYSCLK)}$		ns
25	$t_{su(STE)S}$	Setup time, $\overline{SPISTE}$ valid before SPICLK (Clock Phase = 0)	$2t_{c(SYSCLK)} + 11$		ns
		Setup time, $\overline{SPISTE}$ valid before SPICLK (Clock Phase = 1)	$2t_{c(SYSCLK)} + 20$		ns
26	$t_{h(STE)S}$	Hold time, $\overline{SPISTE}$ invalid after SPICLK	$1.5t_{c(SYSCLK)}$		ns

**Table 5-84. SPI Slave Mode Switching Characteristics**

over recommended operating conditions (unless otherwise noted)

NO.	PARAMETER		MIN	MAX	UNIT
<b>High-Speed Mode</b>					
15	$t_{d(SOMI)S}$	Delay time, SPICLK to SPISOMI valid		9	ns
16	$t_{v(SOMI)S}$	Valid time, SPISOMI valid after SPICLK	0		ns
<b>Normal Mode</b>					
15	$t_{d(SOMI)S}$	Delay time, SPICLK to SPISOMI valid		20	ns
16	$t_{v(SOMI)S}$	Valid time, SPISOMI valid after SPICLK	0		ns




Figure 5-79. SPI Slave Mode External Timing (Clock Phase = 0)




Figure 5-80. SPI Slave Mode External Timing (Clock Phase = 1)

### 5.11.8 EtherCAT Slave Controller (ESC)

Ethernet for Control Automation Technology ( EtherCAT<sup>®</sup>) is an Ethernet-based fieldbus system, invented by Beckhoff Automation and is standardized in IEC 61158. All the slave nodes connected to the bus interpret, process, and modify the data addressed to them quickly, without having to buffer the frame inside the node. This real-time behavior, frame processing, and forwarding requirements are implemented by the EtherCAT slave controller (ESC) hardware. EtherCAT does not require software interaction for data transmission inside the slaves. EtherCAT only defines the MAC layer while the higher-layer protocols and stack are implemented in software on the microcontrollers connected to the ESC.

The EtherCAT:

- Involves master and slave(s) setup where slave nodes are physically connected daisy-chain style but logically operate on a loop
- Specializes in precise, low-jitter synchronization across slave nodes
- Uses IEEE 802.3 Ethernet physical layer and standard Ethernet frames

#### 5.11.8.1 ESC Features

The ESC on this MCU provides the following functionality:

- Up to 2 MII ports to connect to EtherCAT PHYs
- Process data interface through 16-bit asynchronous interface
- 64-bit distributed clocking
  - Sync output signals to synchronize device events and latch input signals supporting time-stamping for events
  - Distributed clock features of SYNC0/1 (o/ps) and LATCH0/1 able to synchronize GPIOs and allow inputs from any GPIOs as well as other muxing options for internal device events
- 8 Field bus Memory Management Units (FMMUs)
  - Support all native types of RD/, WR/, RDWR, and built-in features of bit- and byte-addressing
- 8 Sync Managers
- I2C EEPROM interface
- Up-to 32 general-purpose inputs (GPIs) and 32 general-purpose outputs (GPOs)
- 2 SYNC and 2 LATCH signals connected to GPIO pads
- 16KB RAM with parity

#### 5.11.8.2 ESC Subsystem Integrated Features

In addition to the ESC features, the following are the device-specific features provided by the integration of the ESC and the MCU:

- ESC access allocation to either the CM subsystem or CPU1 subsystem during initialization
- EtherCAT reset request from master can be routed to NMI or general interrupt controller on MCU
- RAM Parity error routed to NMI on MCU
- DMA access to EtherCAT RAM
- Up to 32 GPIs and up to 32 GPOs feature integrated to 16-bit ASYNC PDI interface
- Interface to CLB
- Distributed clock feature of SYNC0/1 able to synchronize PWMs, generate interrupt/DMA requests, or trigger eCAP capture to allow external component action through GPIO access.
- EtherCAT SYNC0/1 pulse can trigger a CLA task.
- Distributed clock feature of LATCH0/1 allows inputs from any GPIO or PWM crossbar triggers

### 5.11.8.3 EtherCAT IP Block Diagram

Figure 5-81 shows the general functionality of EtherCAT IP.




Figure 5-81. EtherCAT IP Block Diagram

### 5.11.8.4 EtherCAT Electrical Data and Timing

Table 5-85 lists the EtherCAT timing requirements. Table 5-86 lists the EtherCAT switching characteristics. Figure 5-82 through Figure 5-86 show the EtherCAT timing diagrams.


**Table 5-85. EtherCAT Timing Requirements**

NO.			MIN	NOM	MAX	UNIT
<b>EtherCAT</b>						
	$t_c(\text{ECATCLK})$	Cycle time, ECATCLK		10		ns
MII1	$t_c(\text{TXCLK})$	Cycle time, ESC_TXy_CLK		40		ns
MII2/MII3	$t_w(\text{TXCK})$	Pulse duration, ESC_TXy_CLK high or low	16		24	ns
MII4	$t_c(\text{RXCK})$	Cycle time, ESC_RXy_CLK		40		ns
MII5/MII6	$t_w(\text{RXCK})$	Pulse duration, ESC_RXy_CLK high or low	16		24	ns
MII8	$t_{su}(\text{RXDV-RXCKH})$	Setup time, receive signals valid before ESC_RXy_CLK high	10			ns
MII9	$t_h(\text{RXCKH-RXDV})$	Hold time, receive signals valid after ESC_RXy_CLK high	2			ns
<b>MDIO</b>						
MDIO4	$t_{su}(\text{MDV-MCKH})$	Setup time, ESC_MDIO_DATA valid before ESC_MDIO_CLK high	20			ns
MDIO5	$t_h(\text{MCKH-MDV})$	Hold time, ESC_MDIO_DATA valid after ESC_MDIO_CLK high	-1			ns


**Table 5-86. EtherCAT Switching Characteristics**

over operating free-air temperature range (unless otherwise noted)

NO.	PARAMETER	MIN	TYP	MAX	UNIT
<b>Auto Shift Compensation</b>					
MII7	$t_d(\text{TXCLK-TXDV})$	20 + input_dly + output_dly + TX_SHIFT* $t_c(\text{CLK}_{100})$		30 + input_dly + output_dly + TX_SHIFT* $t_c(\text{CLK}_{100})$	ns
<b>MDIO</b>					
MDIO1	$t_c(\text{MCK})$		400		ns
MDIO2/MDIO3	$t_w(\text{MCK})$	160		240	ns
MDIO7	$t_d(\text{MCKH-MDV})$			$0.5t_c(\text{MCK}) + 30$	ns
	$t_v(\text{MCKH-MDV})$	$0.5t_c(\text{MCK}) - 3.0$			ns



**Figure 5-82. EtherCAT Transmit Clock Timing (MII Operation)**



**Figure 5-83. EtherCAT Transmit Interface Timing (MII Operation)**




Figure 5-84. EtherCAT Receive Clock Timing (MII Operation)




Figure 5-85. EtherCAT Receive Interface Timing (MII Operation)




Figure 5-86. EtherCAT MDIO Timing Diagrams

### 5.11.9 Universal Serial Bus (USB) Controller

The USB controller operates as a full-speed or low-speed function controller during point-to-point communications with USB host or device functions.

The USB module has the following features:

- USB 2.0 full-speed and low-speed operation
- Integrated PHY
- Three transfer types: control, interrupt, and bulk
- 32 endpoints
  - One dedicated control IN endpoint and one dedicated control OUT endpoint
  - 15 configurable IN endpoints and 15 configurable OUT endpoints
- 4KB of dedicated endpoint memory

Figure 5-87 shows the USB block diagram.




Figure 5-87. USB Block Diagram

#### NOTE

The accuracy of the on-chip zero-pin oscillator (Table 5-16, INTOSC Characteristics) will not meet the accuracy requirements of the USB protocol. An external clock source must be used for applications using USB. For applications using the USB boot mode, see Section 6.6 for clock frequency requirements.



### 5.11.9.1 USB Electrical Data and Timing

Table 5-87 lists the USB input ports DP and DM timing requirements. Table 5-88 lists the USB output ports DP and DM switching characteristics.

**Table 5-87. USB Input Ports DP and DM Timing Requirements**

		MIN	MAX	UNIT
V(CM)	Differential input common mode range	0.8	2.5	V
Z(IN)	Input impedance	300		kΩ
VCRS	Crossover voltage	1.3	2.0	V
V <sub>IL</sub>	Static SE input logic-low level	0.8		V
V <sub>IH</sub>	Static SE input logic-high level		2.0	V
V <sub>DI</sub>	Differential input voltage		0.2	V

**Table 5-88. USB Output Ports DP and DM Switching Characteristics**

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
V <sub>OH</sub>	D+, D– single-ended	USB 2.0 load conditions	2.8	3.6	V
V <sub>OL</sub>	D+, D– single-ended	USB 2.0 load conditions	0	0.3	V
Z(DRV)	D+, D– impedance		28	44	Ω
t <sub>r</sub>	Rise time	Full speed, differential, C <sub>L</sub> = 50 pF, 10%/90%, R <sub>pu</sub> on D+	4	20	ns
t <sub>f</sub>	Fall time	Full speed, differential, C <sub>L</sub> = 50 pF, 10%/90%, R <sub>pu</sub> on D+	4	20	ns

## 5.12 Connectivity Manager (CM) Peripherals

---

### NOTE

For the actual number of each peripheral on a specific device, see [Table 3-1](#).

---

### 5.12.1 Modular Controller Area Network (MCAN) [CAN FD]

The Controller Area Network (CAN) is a serial communications protocol that efficiently supports distributed real-time control with a high level of security. CAN has high immunity to electrical interference and the ability to self-diagnose and repair data errors. In a CAN network, many short messages are broadcasted to the entire network, which provides data consistency in every node of the system.

The MCAN module supports both Classic CAN and CAN FD (CAN with flexible data-rate) specifications. The CAN FD feature allows high throughput and increased payload per data frame. Classic CAN and CAN FD devices can coexist on the same network without any conflict. The MCAN module is compliant to ISO 11898-1:2015.

The MCAN module implements the following features:

- Conforms with CAN Protocol 2.0 A, B and ISO 11898-1:2015
- Full CAN FD support (up to 64 data bytes)
- AUTOSAR and SAE J1939 support
- Up to 32 dedicated transmit buffers
- Configurable transmit FIFO, up to 32 elements
- Configurable transmit queue, up to 32 elements
- Configurable transmit Event FIFO, up to 32 elements
- Up to 64 dedicated receive buffers
- Two configurable receive FIFOs, up to 64 elements each
- Up to 128 filter elements
- Loop-back mode for self-test
- Maskable interrupt (two configurable interrupt lines, correctable ECC, counter overflow and clock stop/wakeup)
- Non-maskable interrupt (uncorrectable ECC)
- Two clock domains (CAN clock/host clock)
- ECC check for Message RAM
- Clock stop and wakeup support
- Timestamp counter

Non-supported features:

- Host bus firewall
- GPIO is not integrated, such as DCAN
- Clock calibration
- Debug over CAN

Figure 5-88 provides an overview of the MCAN module.




Figure 5-88. MCAN Module Overview

## 5.12.2 Ethernet Media Access Controller (EMAC)

The Ethernet module enables a host to transmit and receive data over the Ethernet in compliance with IEEE 802.3-2015. The Ethernet module contains the following characteristics:

- IEEE 802.3-2015 for Ethernet MAC, Media Independent Interface (MII)
- IEEE 1588-2008 for precision networked clock synchronization
- IEEE 802.3az-2010 for Energy Efficient Ethernet (EEE)
- Reduced Media Independent Interface (RMII) specification version 1.2 from RMII consortium
- Reverse Media Independent Interface (RevMII)

For more information about the Ethernet module, see the Ethernet chapter of the [TMS320F2838x Microcontrollers Technical Reference Manual](#).

### 5.12.2.1 MAC Features

The Ethernet controller supports a number of Tx and Rx MAC features. The MAC includes the following feature groups:

- [MAC Tx and Rx features](#)
- [MAC Tx features](#)
- [MAC Rx features](#)

#### 5.12.2.1.1 MAC Tx and Rx Features

The combined features for Tx and Rx are as follows:

- Separate transmission, reception, and control interfaces to the application
- Little-endian mode for Transmit and Receive paths
- 10, 100 data transfer rates with the following PHY interfaces:
  - IEEE 802.3-compliant MII (default) interface to communicate with an external Ethernet PHY
  - RMII interface to communicate with an external Fast Ethernet PHY
  - RevMII interface to directly communicate with a remote MAC
- Half-duplex operation:
  - CSMA/CD Protocol support
  - Flow control using backpressure support (based on implementation-specific white papers and UNH Ethernet Clause 4 MAC Test Suite - Annex D)
- Standard IEEE 802.3az-2010 for Energy Efficient Ethernet in MII PHYs.
- Full-duplex flow control operations (IEEE 802.3x Pause packets and Priority flow control)
- Network statistics with RMON or MIB Counters (RFC2819/RFC2665)
- Support Ethernet packet timestamping as described in IEEE 1588-2002 and IEEE 1588-2008. Both one-step and two-step timestamping is supported in the TX direction.
- Flexibility to control the Pulse-Per-Second (PPS) output signal
- MDIO (Clause 22 and Clause 45) master interface for PHY device configuration and management

### 5.12.2.1.2 MAC Tx Features

The MAC Tx features are as follows:

- Preamble and start-of-packet data (SFD) insertion
- Separate 32-bit status for each packet transmitted from the application
- Automatic CRC and pad generation controllable on a per-packet basis
- Programmable packet length to support Standard or Jumbo Ethernet packets up to 16KB in size
- Programmable Inter Packet Gap (40–96 bit times in steps of 8)
- IEEE 802.3x Flow Control automatic transmission of zero-quanta Pause packet when flow control input transitions from assertion to deassertion (in full-duplex mode)
- Source Address field insertion or replacement, and VLAN insertion, replacement, and deletion in transmitted packets with per-packet or static-global control
- Insertion, replacement, or deletion of up to two VLAN tags
- Insert, replace, or delete queue/channel-based VLAN tags

### 5.12.2.1.3 MAC Rx Features

The MAC Rx features are as follows:

- Flexible address filtering modes:
  - Destination Address filters with masks for each byte
  - Source Address comparison check with masks for each byte
  - 64-bit Hash filter for multicast and unicast (DA) addresses
  - Option to pass all multicast addressed packets
  - Promiscuous mode to pass all packets without any filtering for network monitoring
  - Pass all incoming packets (as per filter) with a status report
- Additional packet filtering:
  - VLAN tag-based: Perfect match and Hash-based filtering. Filtering based on either outer or inner VLAN tag is possible.
  - Layer 3 and Layer 4-based: TCP or UDP over IPv4 or IPv6
  - Extended VLAN-tag based filtering 4-filter selection
- IEEE 802.1Q VLAN tag detection and option to delete the VLAN tags in received packets
- Module to detect remote wake-up packets and AMD magic packets
- Forwarding of received Pause packets to the application (in full-duplex mode)
- Receive module for Layer-3/Layer-4 checksum offload for received packets
- Stripping of up to two VLAN Tags and providing the tags in the status.

### 5.12.2.2 Ethernet Electrical Data and Timing

Table 5-89 lists the Ethernet timing requirements. Table 5-90 lists the Ethernet switching characteristics. Figure 5-89 through Figure 5-95 show the Ethernet timing diagrams.


**Table 5-89. Ethernet Timing Requirements**

NO.			MIN	NOM	MAX	UNIT
<b>MII 100 Mbps</b>						
MII1	$t_c(\text{TXCK})$	Cycle time, ENET_MII_TX_CLK		40		ns
MII2/ MII3	$t_w(\text{TXCK})$	Pulse duration, ENET_MII_TX_CLK high or low	16		24	ns
MII4	$t_c(\text{RXCK})$	Cycle time, ENET_MII_RX_CLK		40		ns
MII5/ MII6	$t_w(\text{RXCK})$	Pulse duration, ENET_MII_RX_CLK high or low	16		24	ns
MII8	$t_{su}(\text{MRXDV-RXCKH})$	Setup time, receive signals valid before ENET_MII_RX_CLK high	10			ns
MII9	$t_h(\text{RXCKH-MRXDV})$	Hold time, receive signals valid after ENET_MII_RX_CLK high	2			ns
<b>MII 10 Mbps</b>						
MII1	$t_c(\text{TXCK})$	Cycle time, ENET_MII_TX_CLK		400		ns
MII2/ MII3	$t_w(\text{TXCK})$	Pulse duration, ENET_MII_TX_CLK high or low	160		240	ns
MII4	$t_c(\text{RXCK})$	Cycle time, ENET_MII_RX_CLK		400		ns
MII5/ MII6	$t_w(\text{RXCK})$	Pulse duration, ENET_MII_RX_CLK high or low	160		240	ns
MII8	$t_{su}(\text{MRXDV-RXCKH})$	Setup time, receive signals valid before ENET_MII_RX_CLK high	10			ns
MII9	$t_h(\text{RXCKH-MRXDV})$	Hold time, receive signals valid after ENET_MII_RX_CLK high	2			ns
<b>RMII (Internal Clock) 100 Mbps</b>						
RMII5	$t_{su}(\text{MRXDV-RCKH})$	Setup time, receive signals valid before ENET_RMII_CLK high	4			ns
RMII6	$t_h(\text{RCKH-MRXDV})$	Hold time, receive signals valid after ENET_RMII_CLK high	2			ns
<b>RMII (Internal Clock) 10 Mbps</b>						
RMII5	$t_{su}(\text{MRXDV-RCKH})$	Setup time, receive signals valid before ENET_RMII_CLK high	4			ns
RMII6	$t_h(\text{RCKH-MRXDV})$	Hold time, receive signals valid after ENET_RMII_CLK high	2			ns
<b>RMII (External Clock) 100 Mbps</b>						
RMII1	$t_c(\text{RCK})$	Cycle time, ENET_RMII_CLK		20		ns
RMII2/ RMII3	$t_w(\text{RCK})$	Pulse duration, ENET_RMII_CLK high or low	8		12	ns
RMII5	$t_{su}(\text{MRXDV-RCKH})$	Setup time, receive signals valid before ENET_RMII_CLK high	4			ns
RMII6	$t_h(\text{RCKH-MRXDV})$	Hold time, receive signals valid after ENET_RMII_CLK high	2			ns
<b>RMII (External Clock) 10 Mbps</b>						
RMII1	$t_c(\text{RCK})$	Cycle time, ENET_RMII_CLK		200		ns
RMII2/ RMII3	$t_w(\text{RCK})$	Pulse duration, ENET_RMII_CLK high or low	80		120	ns
RMII5	$t_{su}(\text{MRXDV-RCKH})$	Setup time, receive signals valid before ENET_RMII_CLK high	4			ns
RMII6	$t_h(\text{RCKH-MRXDV})$	Hold time, receive signals valid after ENET_RMII_CLK high	2			ns
<b>MDIO</b>						
MDIO1	$t_c(\text{MCK})$	Cycle time, ENET_MDIO_CLK		400		ns
MDIO2/ MDIO3	$t_w(\text{MCK})$	Pulse duration, ENET_MDIO_CLK high or low	160		240	ns
MDIO4	$t_{su}(\text{MDV-MCKH})$	Setup time, ENET_MDIO_DATA valid before ENET_MDIO_CLK high	20			ns
MDIO5	$t_h(\text{MCKH-MDV})$	Hold time, ENET_MDIO_DATA valid after ENET_MDIO_CLK high	-1			ns


**Table 5-90. Ethernet Switching Characteristics**

over operating free-air temperature range (unless otherwise noted)

NO.	PARAMETER	MIN	TYP	MAX	UNIT
<b>MII 100 Mbps</b>					
MII7	$t_{d(TXCKH-MTXDV)}$	0		15	ns
<b>MII 10 Mbps Switching Characteristics</b>					
MII7	$t_{d(TXCKH-MTXDV)}$	0		15	ns
<b>RMII (Internal Clk) 100 Mbps</b>					
RMII7	$t_{c(RCK)}$		20		ns
RMII8/ RMII9	$t_{w(RCK)}$	8		12	ns
RMII11	$t_{d(RCKH-MTXDV)}$			14	ns
<b>RMII (Internal Clk) 10 Mbps</b>					
RMII7	$t_{c(RCK)}$		200		ns
RMII8/ RMII9	$t_{w(RCK)}$	80		120	ns
RMII11	$t_{d(RCKH-MTXDV)}$	0		14	ns
<b>RMII (External Clk) 100 Mbps</b>					
RMII11	$t_{d(RCKH-MTXDV)}$	0		14	ns
<b>RMII (External Clk) 10 Mbps</b>					
RMII11	$t_{d(RCKH-MTXDV)}$	0		14	ns
<b>MDIO</b>					
MDIO1	$t_{c(MCK)}$		400		ns
MDIO2/ MDIO3	$t_{w(MCK)}$	160		240	ns
MDIO7	$t_{d(MCKH-MDV)}$			$0.5t_{c(MCK)} + 30$	ns
	$t_{v(MCKH-MDV)}$	$0.5t_{c(MCK)}$			ns



**Figure 5-89. Transmit Clock Timing (MII Operation)**



**Figure 5-90. Transmit Interface Timing (MII Operation)**




Figure 5-91. Receive Clock Timing (MII Operation)




Figure 5-92. Receive Interface Timing (MII Operation)




Figure 5-93. MDIO Timing Diagrams




Figure 5-94. Receive Interface Timing (RMII Operation)




Figure 5-95. Transmit Interface Timing (RMII Operation)



### 5.12.2.3 Ethernet REVMII Electrical Data and Timing

Table 5-91 lists the Ethernet REVMII timing requirements. Table 5-92 lists the Ethernet REVMII switching characteristics.

**Table 5-91. Ethernet REVMII Timing Requirements**

		MIN	NOM	MAX	UNIT
<b>REVMII</b>					
$t_{c(RXCK)}$	Cycle time, ENET_MII_RX_CLK		40		ns
$t_{w(RXCK)}$	Pulse duration, ENET_MII_RX_CLK high or low	16		24	ns
$t_{su(MRXDV-RXCKH)}$	Setup time, ENET_MII_RX_DATA[3:0], ENET_MII_RX_EN valid before ENET_MII_RX_CLK high	15			ns
$t_{h(RXCKH-MRXDV)}$	Hold time, ENET_MII_RX_DATA[3:0], ENET_MII_RX_EN valid after ENET_MII_RX_CLK high	0			ns
<b>MDIO</b>					
$t_{c(MCK)}$	Cycle time, ENET_MDIO_CLK		400		ns
$t_{w(MCK)}$	Pulse duration, ENET_MDIO_CLK high or low	160		240	ns
$t_{su(MDV-MCKH)}$	Setup time, ENET_MDIO_DATA valid before ENET_MDIO_CLK high	30			ns
$t_{h(MCKH-MDV)}$	Hold time, ENET_MDIO_DATA valid after ENET_MDIO_CLK high	3			ns

**Table 5-92. Ethernet REVMII Switching Characteristics**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	MIN	TYP	MAX	UNIT
<b>REVMII</b>					
$t_{c(TXCK)}$	Cycle time, ENET_MII_TX_CLK		40		ns
$t_{w(TXCK)}$	Pulse duration, ENET_MII_TX_CLK high or low	16		24	ns
$t_{d(TXCKH-DV)}$	Delay time, ENET_MII_TX_CLK high to ENET_MII_TX_DATA[3:0], ENET_MII_TX_DV, ENET_MII_TX_ERR valid			10	ns
$t_{v(TXCKH-DV)}$	Valid time, ENET_MII_TX_CLK high to ENET_MII_TX_DATA[3:0], ENET_MII_TX_DV, ENET_MII_TX_ERR invalid	1			ns
<b>MDIO</b>					
$t_{c(MCK)}$	Cycle time, ENET_MDIO_CLK		400		ns
$t_{w(MCK)}$	Pulse duration, ENET_MDIO_CLK high or low	160		240	ns
$t_{d(MCKH-MDV)}$	Delay time, ENET_MDIO_CLK high to ENET_MDIO_DATA valid			40	ns
$t_{v(MCKH-MDV)}$	Valid time, ENET_MDIO_DATA valid after ENET_MDIO_CLK high	1			ns

### 5.12.3 Inter-Integrated Circuit (CM-I2C)

The CM-I2C bus provides bidirectional data transfer through a two-wire design; a serial data line (SDA) and a serial clock line (SCL); and interfaces to external I2C devices such as serial memory (RAMs and ROMs), networking devices, LCDs, tone generators, and so on. The CM-I2C bus can also be used for system testing and diagnostic purposes in product development and manufacturing.

The CM-I2C modules support the following features:

- Devices on the CM-I2C bus can be designated as either a master or a slave.
  - Support both transmitting and receiving data as either a master or a slave
  - Support simultaneous master and slave operation
- Four CM-I2C modes:
  - Master transmit
  - Master receive
  - Slave transmit
  - Slave receive
- Receive FIFO and Transmitter FIFO (8 deep × 8 bits FIFO)
  - FIFOs can be independently assigned to master or slave
- Three transmission speeds:
  - Standard (100 kbps)
  - Fast mode (400 kbps)
  - Fast-mode plus (1 Mbps)
- Glitch suppression
- SMBus support through software
  - Clock low time-out interrupt
  - Dual slave address capability
  - Quick command capability
- Master and slave interrupt generation
  - Master generates interrupts when a transmit or receive operation completes (or aborts because of an error)
  - Slave generates interrupts when data has been transferred or requested by a master or when a START or STOP condition is detected
- Master with arbitration and clock synchronization, multiple-master support, and 7-bit addressing mode
- Efficient transfers using a Micro Direct Memory Access (μDMA) Controller
  - Separate channels for transmit and receive
  - Ability to execute single data transfers or burst data transfers using the RX and TX FIFOs in the CM-I2C

Figure 5-96 shows the CM-I2C block diagram.




Figure 5-96. CM-I2C Block Diagram

### 5.12.3.1 CM-I2C Electrical Data and Timing

Table 5-93 lists the CM-I2C timing requirements. Table 5-94 lists the CM-I2C switching characteristics. Figure 5-97 shows the CM-I2C timing diagram.

**Table 5-93. CM-I2C Timing Requirements**

NO.			MIN	MAX	UNIT
<b>Standard mode</b>					
T1	$t_{h(SDA-SCL)START}$	Hold time, START condition, SCL fall delay after SDA fall	4.0		$\mu s$
T2	$t_{su(SCL-SDA)START}$	Setup time, Repeated START, SCL rise before SDA fall delay	4.7		$\mu s$
T3	$t_{h(SCL-DAT)}$	Hold time, data after SCL fall	0		$\mu s$
T4	$t_{su(DAT-SCL)}$	Setup time, data before SCL rise	250		ns
T5	$t_{r(SDA)}$	Rise time, SDA		1000	ns
T6	$t_{r(SCL)}$	Rise time, SCL		1000	ns
T7	$t_{f(SDA)}$	Fall time, SDA		300	ns
T8	$t_{f(SCL)}$	Fall time, SCL		300	ns
T9	$t_{su(SCL-SDA)STOP}$	Setup time, STOP condition, SCL rise before SDA rise delay	4.0		$\mu s$
T10	$t_{w(SP)}$	Pulse duration of spikes that will be suppressed by filter	$t_{c(CMCLK)}$	$31 * t_{c(CMCLK)}$	ns
T11	$C_b$	capacitance load on each bus line		400	pF
<b>Fast mode</b>					
T1	$t_{h(SDA-SCL)START}$	Hold time, START condition, SCL fall delay after SDA fall	0.6		$\mu s$
T2	$t_{su(SCL-SDA)START}$	Setup time, Repeated START, SCL rise before SDA fall delay	0.6		$\mu s$
T3	$t_{h(SCL-DAT)}$	Hold time, data after SCL fall	0		$\mu s$
T4	$t_{su(DAT-SCL)}$	Setup time, data before SCL rise	100		ns
T5	$t_{r(SDA)}$	Rise time, SDA	20	300	ns
T6	$t_{r(SCL)}$	Rise time, SCL	20	300	ns
T7	$t_{f(SDA)}$	Fall time, SDA	11.4	300	ns
T8	$t_{f(SCL)}$	Fall time, SCL	11.4	300	ns
T9	$t_{su(SCL-SDA)STOP}$	Setup time, STOP condition, SCL rise before SDA rise delay	0.6		$\mu s$
T10	$t_{w(SP)}$	Pulse duration of spikes that will be suppressed by filter	$t_{c(CMCLK)}$	$31 * t_{c(CMCLK)}$	ns
T11	$C_b$	capacitance load on each bus line		400	pF
<b>Fast mode plus</b>					
T1	$t_{h(SDA-SCL)START}$	Hold time, START condition, SCL fall delay after SDA fall	0.26		$\mu s$
T2	$t_{su(SCL-SDA)START}$	Setup time, Repeated START, SCL rise before SDA fall delay	0.26		$\mu s$
T3	$t_{h(SCL-DAT)}$	Hold time, data after SCL fall	0		$\mu s$
T4	$t_{su(DAT-SCL)}$	Setup time, data before SCL rise	50		ns
T5	$t_{r(SDA)}$	Rise time, SDA		120	ns
T6	$t_{r(SCL)}$	Rise time, SCL		120	ns
T7	$t_{f(SDA)}$	Fall time, SDA	11.4	120	ns
T8	$t_{f(SCL)}$	Fall time, SCL	11.4	120	ns
T9	$t_{su(SCL-SDA)STOP}$	Setup time, STOP condition, SCL rise before SDA rise delay	0.26		$\mu s$
T10	$t_{w(SP)}$	Pulse duration of spikes that will be suppressed by filter	$t_{c(CMCLK)}$	$31 * t_{c(CMCLK)}$	ns

**Table 5-93. CM-I2C Timing Requirements (continued)**

NO.			MIN	MAX	UNIT
T11	C <sub>b</sub>	capacitance load on each bus line		550	pF

**Table 5-94. CM-I2C Switching Characteristics**

over recommended operating conditions (unless otherwise noted)

NO.	PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
<b>Standard mode</b>						
S1	f <sub>SCL</sub>	SCL clock frequency		0	100	kHz
S2	T <sub>SCL</sub>	SCL clock period		10		μs
S3	t <sub>w(SCLL)</sub>	Pulse duration, SCL clock low		4.7		μs
S4	t <sub>w(SCLH)</sub>	Pulse duration, SCL clock high		4.0		μs
S5	t <sub>BUF</sub>	Bus free time between STOP and START conditions		4.7		μs
S6	t <sub>v(SCL-DAT)</sub>	Valid time, data after SCL fall			3.45	μs
S7	t <sub>v(SCL-ACK)</sub>	Valid time, Acknowledge after SCL fall			3.45	μs
S8	I <sub>I</sub>	Input current on pins	0.1 V <sub>bus</sub> < V <sub>i</sub> < 0.9 V <sub>bus</sub>	-10	10	μA
<b>Fast mode</b>						
S1	f <sub>SCL</sub>	SCL clock frequency		0	400	kHz
S2	T <sub>SCL</sub>	SCL clock period		2.5		μs
S3	t <sub>w(SCLL)</sub>	Pulse duration, SCL clock low		1.3		μs
S4	t <sub>w(SCLH)</sub>	Pulse duration, SCL clock high		0.6		μs
S5	t <sub>BUF</sub>	Bus free time between STOP and START conditions		1.3		μs
S6	t <sub>v(SCL-DAT)</sub>	Valid time, data after SCL fall			0.9	μs
S7	t <sub>v(SCL-ACK)</sub>	Valid time, Acknowledge after SCL fall			0.9	μs
S8	I <sub>I</sub>	Input current on pins	0.1 V <sub>bus</sub> < V <sub>i</sub> < 0.9 V <sub>bus</sub>	-10	10	μA
<b>Fast mode plus</b>						
S1	f <sub>SCL</sub>	SCL clock frequency		0	1000	kHz
S2	T <sub>SCL</sub>	SCL clock period		1		μs
S3	t <sub>w(SCLL)</sub>	Pulse duration, SCL clock low		0.5		μs
S4	t <sub>w(SCLH)</sub>	Pulse duration, SCL clock high		0.26		μs
S5	t <sub>BUF</sub>	Bus free time between STOP and START conditions		0.5		μs
S6	t <sub>v(SCL-DAT)</sub>	Valid time, data after SCL fall			0.45	μs
S7	t <sub>v(SCL-ACK)</sub>	Valid time, Acknowledge after SCL fall			0.45	μs
S8	I <sub>I</sub>	Input current on pins	0.1 V <sub>bus</sub> < V <sub>i</sub> < 0.9 V <sub>bus</sub>	-10	10	μA




Figure 5-97. CM-I2C Timing Diagram

#### 5.12.4 Synchronous Serial Interface (SSI)

The SSI module includes the following features:

- Programmable interface operation for Freescale® SPI, or Texas Instruments Synchronous Serial Interfaces. In this SSI module, only the Legacy SSI mode is supported.
- Master or slave operation
- Programmable clock bit rate and prescaler
- Separate transmit and receive FIFOs, each 16 bits wide and 8 locations deep
- Programmable data frame size from 4 to 16 bits
- Internal loopback test mode for diagnostic and debug testing
- Standard FIFO-based interrupts and End-of-Transmission interrupt
- Efficient transfers using Micro Direct Memory Access Controller (μDMA)
  - Separate channels for transmit and receive
  - Receive single request asserted when data is in the FIFO; burst request asserted when FIFO contains four entries
  - Transmit single request asserted when there is space in the FIFO; burst request asserted when FIFO contains four or more entries are available to be written in the FIFO
  - Maskable μDMA interrupts for receive and transmit complete




Figure 5-98. SSI Block Diagram



5.12.4.1 SSI Electrical Data and Timing

Table 5-95 lists the SSI timing requirements. Table 5-96 lists the SSI switching characteristics. Figure 5-99 through Figure 5-101 show the SSI timing diagrams.

Table 5-95. SSI Timing Requirements

NO.			MIN	NOM	MAX	UNIT
<b>MASTER MODE</b>						
S8	t <sub>RXDMS</sub>	Rx Data setup time (high-speed mode)	4			ns
S8	t <sub>RXDMS</sub>	Rx Data setup time (normal mode)	14			ns
S9	t <sub>RXDMH</sub>	Rx Data hold time	2			ns
<b>SLAVE MODE</b>						
S1	t <sub>CLK_PER</sub>	SSIClk cycle time <sup>(1)</sup>	12 × t <sub>C(CMCLK)</sub>			ns
S2	t <sub>CLK_HIGH</sub>	SSIClk high time	0.4 × t <sub>CLK_PER</sub>			ns
S3	t <sub>CLK_LOW</sub>	SSIClk low time	0.4 × t <sub>CLK_PER</sub>			ns
S12	t <sub>RXDSSU</sub>	Rx Data setup time	0			ns
S13	t <sub>RXDSh</sub>	Rx Data hold time	4 × t <sub>C(CMCLK)</sub>			ns

(1) In slave mode, the SSICPSR must be configured to set SSICLK to less than one twelfth of CMCLK.

Table 5-96. SSI Characteristics

over operating free-air temperature range (unless otherwise noted)

NO.	PARAMETER	MIN	TYP	MAX	UNIT
<b>MASTER MODE</b>					
S1	t <sub>CLK_PER</sub>	2 × t <sub>CMCLK</sub>			ns
S2	t <sub>CLK_HIGH</sub>	0.4 × t <sub>CLK_PER</sub>			ns
S3	t <sub>CLK_LOW</sub>	0.4 × t <sub>CLK_PER</sub>			ns
S6	t <sub>TxDMOV</sub>			6	ns
S7	t <sub>TxDMOH</sub>	0			ns
<b>SLAVE MODE</b>					
S10	t <sub>TxDsOV</sub>			4 × t <sub>CMCLK</sub> + 14	ns
S11	t <sub>TxDsOH</sub>	4 × t <sub>CMCLK</sub> + 4			ns

(1) In master mode, the SSICPSR must be configured to set SSICLK to less than half of CMCLK. For master mode normal mode (non-high speed), a larger SSICPSR divider may be needed to meet the master RX input setup requirements.






Figure 5-99. SSI Timing for TI Frame Format (FRF = 01), Single Transfer Timing Measurement



**Figure 5-100. Master Mode SSI Timing for SPI Frame Format (FRF = 00), with SPH = 1**



**Figure 5-101. Slave Mode SSI Timing for SPI Frame Format (FRF = 00), with SPH = 1**

### 5.12.5 Universal Asynchronous Receiver/Transmitter (CM-UART)

The Universal Asynchronous Receiver/Transmitter (UART) module in this device contains the following features:

- Programmable baud-rate generator allowing speeds of up to 7.8125 Mbps for regular speed (divide by 16) and 15.625 Mbps for high speed (divide by 8)
- Separate 16-level-deep and 8-bit-wide transmit (TX) and receive (RX) FIFOs to reduce CPU interrupt service loading
- Programmable FIFO length, including 1-byte-deep operation providing conventional double-buffered interface
- FIFO trigger levels of  $\frac{1}{8}$ ,  $\frac{1}{4}$ ,  $\frac{1}{2}$ ,  $\frac{3}{4}$ , and  $\frac{7}{8}$
- Standard asynchronous communication bits for start, stop, and parity
- Line-break generation and detection
- Fully programmable serial interface characteristics
  - 5, 6, 7, or 8 data bits
  - Even, odd, stick, or no parity-bit generation and detection
  - 1 or 2 stop-bit generation
- IrDA serial-IR (SIR) encoder and decoder providing:
  - Programmable use of IrDA SIR or UART input/output
  - Support of IrDA SIR encoder and decoder functions for data rates of up to 115.2 kbps half-duplex
  - Support of normal 3/16 and low-power (1.41 to 2.23  $\mu$ s) bit durations
  - Programmable internal clock generator enabling division of reference clock by 1 to 256 for low-power-mode bit duration
- EIA-485 9-bit support
- Standard FIFO-level and End-of-Transmission (EOT) interrupts
- Efficient transfers using Micro Direct Memory Access ( $\mu$ DMA) Controller
  - Separate channels for transmit and receive
  - Receive single request asserted when data is in the FIFO; burst request asserted at programmed FIFO level
  - Transmit single request asserted when there is space in the FIFO; burst request asserted at programmed FIFO level

Figure 5-102 shows the CM-UART module block diagram.




Figure 5-102. CM-UART Module Block Diagram

### 5.12.6 Trace Port Interface Unit (TPIU)

Trace capability from the Cortex-M4 is supported on the CM subsystem.

The Cortex-M4 supports two trace interfaces:

- Single wire trace, which follows a UART protocol and is asynchronous
- Five-pin (four data pins and one clock pin) and parallel trace

Both options are supported on this device. Figure 5-103 shows the high-level clock and signal hook-up to and from the TPIU.




Figure 5-103. Debug Trace

Table 5-97 lists the key attributes of the two trace data export mechanisms. For more details about TPIU and trace mechanisms, see the *Arm Architecture Reference Manual*.

Table 5-97. Key Attributes of Trace Data Export

ATTRIBUTE PARALLEL TRACE	SERIAL WIRE TRACE	PARALLEL TRACE
Protocol	UART Protocol/Manchester-encoded data stream	Trace Data changes on both edges of TRACECLK.
Data throughput rate	Frequency(CMHCLK)/(TPIU_ACPR + 1)	Frequency(CMHCLK)/2

You must configure the GPIO mux to select a trace function on the GPIO pin to use it.

#### 5.12.6.1 TPIU Electrical Data and Timing

Table 5-98 lists the trace port switching characteristics.

Table 5-98. Trace Port Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		MIN	TYP	MAX	UNIT
$t_{c(TRACE\_CLK)}$	Cycle time, TRACE_CLK		16		ns
$t_{w(TRACE\_CLK)}$	Pulse duration, TRACE_CLK high or low	6		10	ns
$t_{d(TRACE\_DATA, TRACE\_SWO)}$	Delay time, TRACE_CLK high to valid TRACE_DATA	-2		2	ns

## 6 Detailed Description

### 6.1 Overview

The TMS320F2838x is a powerful 32-bit floating-point microcontroller unit (MCU) designed for advanced closed-loop control applications such as [industrial drives and servo motor control](#); [solar inverters and converters](#); [digital power](#); [electric vehicles](#); and [DSP and sensing applications](#). The F2838x supports a dual-core C28x architecture along with a new Connectivity Manager that offloads critical communication tasks, significantly boosting system performance. The integrated analog and control peripherals with advanced connectivity peripherals like EtherCAT and Ethernet also let designers consolidate real-time control and real-time communications architectures reducing requirements for multicontroller systems.

The dual real-time control subsystems are based on TI's 32-bit C28x floating-point CPUs, which provide 200 MHz of signal processing performance in each core. The C28x CPUs are further boosted by the TMU accelerator, which enables fast execution of algorithms with trigonometric operations common in transforms and torque loop calculations.

The F2838x microcontroller family features two CLA real-time control coprocessors. The CLA is an independent 32-bit floating-point processor that runs at the same speed as the main CPU. The CLA responds to peripheral triggers and executes code concurrently with the main C28x CPU. This parallel processing capability can effectively double the computational performance of a real-time control system. By using the CLA to service time-critical functions, the main C28x CPU is free to perform other tasks, such as communications and diagnostics. The dual C28x+CLA architecture enables intelligent partitioning between various system tasks. For example, one C28x+CLA core can be used to track speed and position, while the other C28x+CLA core can be used to control torque and current loops.

The Connectivity Manager subsystem is based on the Cortex-M4 CPU and has access to advanced communication IPs like EtherCAT, Ethernet, MCAN (CAN-FD) and AES.

The TMS320F2838x supports up to 1.5MB (512KB per CPU) of flash memory with error correction code (ECC) and up to 312KB (216KB total for C28x CPU1 and CPU2, and 96KB on the Cortex-M4) of SRAM. Two 128-bit secure zones are also available on the device for code protection.

Performance analog and control peripherals are also integrated on the F2838x MCU to further enable system consolidation. Four independent 16-bit ADCs provide precise and efficient management of multiple analog signals, which ultimately boosts system throughput. The sigma-delta filter module (SDFM) works in conjunction with the sigma-delta modulator to enable isolated current shunt measurements. The Comparator Subsystem (CMPSS) with windowed comparators allows for protection of power stages when current limit conditions are exceeded or not met. Other analog and control peripherals include DACs, PWMs, eCAPs, eQEPs, and other peripherals.

Peripherals such as EMIFs, CAN modules (ISO 11898-1/CAN 2.0B-compliant), EtherCAT, Ethernet, and MCAN (CAN-FD) extend the connectivity of the F2838x. Lastly, a USB 2.0 port with MAC and PHY lets users easily add universal serial bus (USB) connectivity to their application.

### 6.2 Functional Block Diagram

[Figure 6-1](#) shows the CPU system and associated peripherals.




Figure 6-1. Functional Block Diagram

## 6.3 Memory

### 6.3.1 C28x Memory Map

Both C28x CPUs on the device have the same memory map except where noted in [Table 6-1](#). The GSx\_RAM (Global Shared RAM) should be assigned to either CPU by the GSxMSEL register. Memories accessible by the CLA or DMA (direct memory access) are noted as well.

**Table 6-1. C28x Memory Map**

MEMORY	SIZE	START ADDRESS	END ADDRESS	CLA ACCESS	DMA ACCESS	ECC/PARITY	ACCESS PROTECTION	SECURITY
M0 RAM	1K x 16	0x0000 0000	0x0000 03FF			ECC	Yes	
M1 RAM	1K x 16	0x0000 0400	0x0000 07FF			ECC	Yes	
PieVectTable	512 x 16	0x0000 0D00	0x0000 0EFF					
CPUx.CLA1 to CPUx MSGRAM	128 x 16	0x0000 1480	0x0000 14FF	Yes		Parity		
CPUx to CPUx.CLA1 MSGRAM	128 x 16	0x0000 1500	0x0000 157F	Yes		Parity		
CPUx.CLA1 to CPUx.DMA MSGRAM	128 x 16	0x0000 1680	0x0000 16FF	Yes	Yes	Parity		
CPUx.DMA to CPUx.CLA1 MSGRAM	128 x 16	0x0000 1700	0x0000 177F	Yes	Yes	Parity		
LS0 RAM	2K x 16	0x0000 8000	0x0000 87FF	Yes		ECC	Yes	Yes
LS1 RAM	2K x 16	0x0000 8800	0x0000 8FFF	Yes		ECC	Yes	Yes
LS2 RAM	2K x 16	0x0000 9000	0x0000 97FF	Yes		ECC	Yes	Yes
LS3 RAM	2K x 16	0x0000 9800	0x0000 9FFF	Yes		ECC	Yes	Yes
LS4 RAM	2K x 16	0x0000 A000	0x0000 A7FF	Yes		ECC	Yes	Yes
LS5 RAM	2K x 16	0x0000 A800	0x0000 AFFF	Yes		ECC	Yes	Yes
LS6 RAM	2K x 16	0x0000 B000	0x0000 B7FF	Yes		ECC	Yes	Yes
LS7 RAM	2K x 16	0x0000 B800	0x0000 BFFF	Yes		ECC	Yes	Yes
D0 RAM	2K x 16	0x0000 C000	0x0000 C7FF			ECC	Yes	Yes
D1 RAM	2K x 16	0x0000 C800	0x0000 CFFF			ECC	Yes	Yes
GS0 RAM <sup>(1)</sup>	4K x 16	0x0000 D000	0x0000 DFFF		Yes	Parity	Yes	
GS1 RAM <sup>(1)</sup>	4K x 16	0x0000 E000	0x0000 EFFF		Yes	Parity	Yes	
GS2 RAM <sup>(1)</sup>	4K x 16	0x0000 F000	0x0000 FFFF	CLA DATA ROM <sup>(2)</sup>	Yes	Parity	Yes	
GS3 RAM <sup>(1)</sup>	4K x 16	0x0001 0000	0x0001 0FFF		Yes	Parity	Yes	
GS4 RAM <sup>(1)</sup>	4K x 16	0x0001 1000	0x0001 1FFF		Yes	Parity	Yes	
GS5 RAM <sup>(1)</sup>	4K x 16	0x0001 2000	0x0001 2FFF		Yes	Parity	Yes	
GS6 RAM <sup>(1)</sup>	4K x 16	0x0001 3000	0x0001 3FFF		Yes	Parity	Yes	
GS7 RAM <sup>(1)</sup>	4K x 16	0x0001 4000	0x0001 4FFF		Yes	Parity	Yes	
GS8 RAM <sup>(1)</sup>	4K x 16	0x0001 5000	0x0001 5FFF		Yes	Parity	Yes	
GS9 RAM <sup>(1)</sup>	4K x 16	0x0001 6000	0x0001 6FFF		Yes	Parity	Yes	
GS10 RAM <sup>(1)</sup>	4K x 16	0x0001 7000	0x0001 7FFF		Yes	Parity	Yes	
GS11 RAM <sup>(1)</sup>	4K x 16	0x0001 8000	0x0001 8FFF		Yes	Parity	Yes	
GS12 RAM <sup>(1)</sup>	4K x 16	0x0001 9000	0x0001 9FFF		Yes	Parity	Yes	
GS13 RAM <sup>(1)</sup>	4K x 16	0x0001 A000	0x0001 AFFF		Yes	Parity	Yes	
GS14 RAM <sup>(1)</sup>	4K x 16	0x0001 B000	0x0001 BFFF		Yes	Parity	Yes	
GS15 RAM <sup>(1)</sup>	4K x 16	0x0001 C000	0x0001 CFFF		Yes	Parity	Yes	
EtherCAT RAM (direct access) <sup>(3)</sup>	8K x 16	0x0003 0800	0x0003 27FF		Yes	Parity		
CM to CPUx MSGRAM0	1K x 16	0x0003 8000	0x0003 83FF		Yes	Parity	Yes	Yes
CM to CPUx MSGRAM1	1K x 16	0x0003 8400	0x0003 87FF		Yes	Parity	Yes	
CPUx to CM MSGRAM0	1K x 16	0x0003 9000	0x0003 93FF		Yes	Parity	Yes	Yes

(1) Shared between CPU subsystems.

(2) CLA has its Data ROM mapped at this address space.

(3) Only on the CPU1 subsystem.



**Table 6-1. C28x Memory Map (continued)**

MEMORY	SIZE	START ADDRESS	END ADDRESS	CLA ACCESS	DMA ACCESS	ECC/PARITY	ACCESS PROTECTION	SECURITY
CPUx to CM MSGRAM1	1K x 16	0x0003 9400	0x0003 97FF		Yes	Parity	Yes	
CPU1 to CPU2 MSGRAM0	1K x 16	0x0003 A000	0x0003 A3FF		Yes	Parity	Yes	Yes
CPU1 to CPU2 MSGRAM1	1K x 16	0x0003 A400	0x0003 A7FF		Yes	Parity	Yes	
CPU2 to CPU1 MSGRAM0	1K x 16	0x0003 B000	0x0003 B3FF		Yes	Parity	Yes	Yes
CPU2 to CPU1 MSGRAM1	1K x 16	0x0003 B400	0x0003 B7FF		Yes	Parity	Yes	
USB RAM <sup>(3)</sup>	2K x 16	0x0004 1000	0x0004 17FF		Yes			
CAN A Message RAM	2K x 16	0x0004 9000	0x0004 97FF			Parity		
CAN B Message RAM	2K x 16	0x0004 B000	0x0004 B7FF			Parity		
TI OTP <sup>(4)</sup>	1K x 16	0x0007 0000	0x0007 03FF			ECC		
User OTP	1K x 16	0x0007 8000	0x0007 83FF					Yes <sup>(5)</sup>
Flash	256K x 16	0x0008 0000	0x000B FFFF			ECC		Yes
Secure ROM	32K x 16	0x003E 0000	0x003E 7FFF			Parity		Yes
Boot ROM	96K x 16	0x003E 8000	0x003F FFFF			Parity		
Pie Vector Fetch Error (part of Boot ROM)	1 x 16	0x003F FFBE	0x003F FFBF			Parity		
Default Vectors (part of Boot ROM)	64 x 16	0x003F FFC0	0x003F FFFF			Parity		
CLA Data ROM	4K x 16	0x0100 1000	0x0100 1FFF					

(4) TI OTP is for TI internal use only.

(5) Only CPU1 User OTP is secure. CPU2 User OTP is non-secure.

### 6.3.2 C28x Flash Memory Map

On the F28388D, F28386D, and F28384D devices, each CPU has its own flash bank [512KB (256KW)], the total flash for each device is 1MB (512KW). Only one bank can be programmed or erased at a time and the code to program and erase the flash should be executed out of RAM.

The F28388S, F28386S, and F28384S devices have one flash bank of 512KB (256KW) and the code to program the flash should be executed out of RAM. See [Section 5.8.4](#) for details on flash wait states.

[Table 6-2](#) lists the addresses of the flash sectors.

**Table 6-2. C28x Flash Memory Map**

SECTOR	SIZE	START ADDRESS	END ADDRESS
<b>OTP Sectors</b>			
TI OTP	1K x 16	0x0007 0000	0x0007 03FF
User OTP <sup>(1)</sup>	1K x 16	0x0007 8000	0x0007 83FF
<b>Sectors</b>			
Sector 0	8K x 16	0x0008 0000	0x0008 1FFF
Sector 1	8K x 16	0x0008 2000	0x0008 3FFF
Sector 2	8K x 16	0x0008 4000	0x0008 5FFF
Sector 3	8K x 16	0x0008 6000	0x0008 7FFF
Sector 4	32K x 16	0x0008 8000	0x0008 FFFF
Sector 5	32K x 16	0x0009 0000	0x0009 7FFF
Sector 6	32K x 16	0x0009 8000	0x0009 FFFF
Sector 7	32K x 16	0x000A 0000	0x000A 7FFF
Sector 8	32K x 16	0x000A 8000	0x000A FFFF
Sector 9	32K x 16	0x000B 0000	0x000B 7FFF
Sector 10	8K x 16	0x000B 8000	0x000B 9FFF
Sector 11	8K x 16	0x000B A000	0x000B BFFF
Sector 12	8K x 16	0x000B C000	0x000B DFFF
Sector 13	8K x 16	0x000B E000	0x000B FFFF
<b>Flash ECC Locations</b>			
TI OTP ECC	128 x 16	0x0107 0000	0x0107 007F
User OTP ECC	128 x 16	0x0107 1000	0x0107 107F
Flash ECC (Sector 0)	1K x 16	0x0108 0000	0x0108 03FF
Flash ECC (Sector 1)	1K x 16	0x0108 0400	0x0108 07FF
Flash ECC (Sector 2)	1K x 16	0x0108 0800	0x0108 0BFF
Flash ECC (Sector 3)	1K x 16	0x0108 0C00	0x0108 0FFF
Flash ECC (Sector 4)	4K x 16	0x0108 1000	0x0108 1FFF
Flash ECC (Sector 5)	4K x 16	0x0108 2000	0x0108 2FFF
Flash ECC (Sector 6)	4K x 16	0x0108 3000	0x0108 3FFF
Flash ECC (Sector 7)	4K x 16	0x0108 4000	0x0108 4FFF
Flash ECC (Sector 8)	4K x 16	0x0108 5000	0x0108 5FFF
Flash ECC (Sector 9)	4K x 16	0x0108 6000	0x0108 6FFF
Flash ECC (Sector 10)	1K x 16	0x0108 7000	0x0108 73FF
Flash ECC (Sector 11)	1K x 16	0x0108 7400	0x0108 77FF
Flash ECC (Sector 12)	1K x 16	0x0108 7800	0x0108 7BFF
Flash ECC (Sector 13)	1K x 16	0x0108 7C00	0x0108 7FFF

(1) CPU1 User OTP is used for security (DCSM) configuration; so, it is not available for general-purpose use. CPU2 User OTP is available for general-purpose use.

### 6.3.3 EMIF Chip Select Memory Map

The EMIF1 memory map is the same for both CPU subsystems. EMIF2 is available only on the CPU1 subsystem. The EMIF memory map is shown in [Table 6-3](#).

**Table 6-3. EMIF Chip Select Memory Map**

EMIF CS	SIZE <sup>(1)</sup>	START ADDRESS	END ADDRESS	CLA ACCESS	DMA ACCESS
EMIF1 CS0n - Data <sup>(2)</sup>	256M x 16	0x8000 0000	0x8FFF FFFF		Yes
EMIF1 CS0n - Program + Data <sup>(2)</sup>	1M x 16	0x0020 0000	0x002F FFFF		Yes
EMIF1 CS2n - Program + Data	2M x 16	0x0010 0000	0x002F FFFF		Yes
EMIF1 CS3n - Program + Data	512K x 16	0x0030 0000	0x0037 FFFF		Yes
EMIF1 CS4n - Program + Data	393K x 16	0x0038 0000	0x003D FFFF		Yes
EMIF2 CS0n - Data <sup>(3)</sup>	32M x 16	0x9000 0000	0x91FF FFFF		
EMIF2 CS2n - Program + Data <sup>(3)</sup>	4K x 16	0x0000 2000	0x0000 2FFF	Yes (Data only)	

- (1) Available memory size listed in this table is the maximum possible size assuming 32-bit memory. This may not apply to other memory sizes because of pin mux setting.
- (2) Dual Map - When EMIF1 CS0n is mapped at address 0x2x\_xxxx, EMIF1 CS2n is only available from 0x10\_0000 to 0x1F\_FFFF (1M x 16).
- (3) Only on the CPU1 subsystem.

### 6.3.4 CM Memory Map

Table 6-4 shows the CM memory map.

**Table 6-4. CM Memory Map**

MEMORY	SIZE	START ADDRESS	END ADDRESS	μDMA ACCESS	ENET DMA ACCESS	ECC/PARITY	ACCESS PROTECTION	SECURITY
Boot ROM	64K x 8	0x0000 0000	0x0000 FFFF			Parity	Yes <sup>(1)</sup>	
Secure ROM	32K x 8	0x0001 0000	0x0001 7FFF			Parity	Yes <sup>(1)</sup>	Yes
Flash	512K x 8	0x0020 0000	0x0027 FFFF			ECC	Yes <sup>(1)</sup>	Yes
TI OTP <sup>(2)</sup>	2K x 8	0x0038 0000	0x0038 07FF			ECC	Yes <sup>(1)</sup>	
USER OTP	2K x 8	0x003C 0000	0x003C 07FF			ECC	Yes <sup>(1)</sup>	
C1 RAM	8K x 8	0x1FFF C000	0x1FFF DFFF			Parity	Yes <sup>(1)</sup>	Yes
C0 RAM	8K x 8	0x1FFF E000	0x1FFF FFFF			Parity	Yes <sup>(1)</sup>	Yes
S0 RAM	16K x 8	0x2000 0000	0x2000 3FFF	Yes	Yes	Parity	Yes <sup>(1)</sup>	
S1 RAM	16K x 8	0x2000 4000	0x2000 7FFF	Yes	Yes	Parity	Yes <sup>(1)</sup>	
S2 RAM	16K x 8	0x2000 8000	0x2000 BFFF	Yes	Yes	Parity	Yes <sup>(1)</sup>	
S3 RAM	16K x 8	0x2000 C000	0x2000 FFFF	Yes	Yes	Parity	Yes <sup>(1)</sup>	
E0 RAM	16K x 8	0x2001 0000	0x2001 3FFF	Yes	Yes	ECC	Yes <sup>(1)</sup>	
CPU1 to CM MSGRAM0	2K x 8	0x2008 0000	0x2008 07FF	Yes	Yes	Parity	Yes <sup>(1)</sup>	Yes
CPU1 to CM MSGRAM1	2K x 8	0x2008 0800	0x2008 0FFF	Yes	Yes	Parity	Yes <sup>(1)</sup>	
CM to CPU1 MSGRAM0	2K x 8	0x2008 2000	0x2008 27FF	Yes	Yes	Parity	Yes <sup>(1)</sup>	Yes
CM to CPU1 MSGRAM1	2K x 8	0x2008 2800	0x2008 2FFF	Yes	Yes	Parity	Yes <sup>(1)</sup>	
CPU2 to CM MSGRAM0	2K x 8	0x2008 4000	0x2008 47FF	Yes	Yes	Parity	Yes <sup>(1)</sup>	Yes
CPU2 to CM MSGRAM1	2K x 8	0x2008 4800	0x2008 4FFF	Yes	Yes	Parity	Yes <sup>(1)</sup>	
CM to CPU2 MSGRAM0	2K x 8	0x2008 6000	0x2008 67FF	Yes	Yes	Parity	Yes <sup>(1)</sup>	Yes
CM to CPU2 MSGRAM1	2K x 8	0x2008 6800	0x2008 6FFF	Yes	Yes	Parity	Yes <sup>(1)</sup>	
Bit Band RAM Zone	32M x 8	0x2200 0000	0x23FF FFFF	Yes	Yes	Parity	Yes <sup>(1)</sup>	
CAN A Message RAM	4K x 8	0x4007 2000	0x4007 2FFF			Parity	Yes <sup>(1)</sup>	
CAN B Message RAM	4K x 8	0x4007 6000	0x4007 6FFF			Parity	Yes <sup>(1)</sup>	
MCAN Message RAM	17K x 8	0x4007 8000	0x4007 C3FF			ECC	Yes <sup>(1)</sup>	
EtherCAT RAM (direct access)	16K x 8	0x400B 1000	0x400B 4FFF	Yes		Parity	Yes <sup>(1)</sup>	

- (1) Access protection is done via MPU.
- (2) TI OTP is for TI internal use only.

### 6.3.5 CM Flash Memory Map

Table 6-5 shows the CM Flash memory map.

**Table 6-5. CM Flash Memory Map**

SECTOR	SIZE	START ADDRESS	END ADDRESS
<b>OTP Sectors</b>			
TI OTP	2K x 8	0x0038 0000	0x0038 07FF
User OTP <sup>(1)</sup>	2K x 8	0x003C 0000	0x003C 07FF
<b>Sectors</b>			
Sector 0	16K x 8	0x0020 0000	0x0020 3FFF
Sector 1	16K x 8	0x0020 4000	0x0020 7FFF
Sector 2	16K x 8	0x0020 8000	0x0020 BFFF
Sector 3	16K x 8	0x0020 C000	0x0020 FFFF
Sector 4	64K x 8	0x0021 0000	0x0021 FFFF
Sector 5	64K x 8	0x0022 0000	0x0022 FFFF
Sector 6	64K x 8	0x0023 0000	0x0023 FFFF
Sector 7	64K x 8	0x0024 0000	0x0024 FFFF
Sector 8	64K x 8	0x0025 0000	0x0025 FFFF
Sector 9	64K x 8	0x0026 0000	0x0026 FFFF
Sector 10	16K x 8	0x0027 0000	0x0027 3FFF
Sector 11	16K x 8	0x0027 4000	0x0027 7FFF
Sector 12	16K x 8	0x0027 8000	0x0027 BFFF
Sector 13	16K x 8	0x0027 C000	0x0027 FFFF
<b>Flash ECC Locations</b>			
TI OTP ECC	256 x 8	0x0088 0000	0x0088 00FF
User OTP ECC	256 x 8	0x0088 8000	0x0088 80FF
Flash ECC (Sector 0)	2K x 8	0x0080 0000	0x0080 07FF
Flash ECC (Sector 1)	2K x 8	0x0080 0800	0x0080 0FFF
Flash ECC (Sector 2)	2K x 8	0x0080 1000	0x0080 17FF
Flash ECC (Sector 3)	2K x 8	0x0080 1800	0x0080 1FFF
Flash ECC (Sector 4)	8K x 8	0x0080 2000	0x0080 3FFF
Flash ECC (Sector 5)	8K x 8	0x0080 4000	0x0080 5FFF
Flash ECC (Sector 6)	8K x 8	0x0080 6000	0x0080 7FFF
Flash ECC (Sector 7)	8K x 8	0x0080 8000	0x0080 9FFF
Flash ECC (Sector 8)	8K x 8	0x0080 A000	0x0080 BFFF
Flash ECC (Sector 9)	8K x 8	0x0080 C000	0x0080 DFFF
Flash ECC (Sector 10)	2K x 8	0x0080 E000	0x0080 E7FF
Flash ECC (Sector 11)	2K x 8	0x0080 E800	0x0080 EFFF
Flash ECC (Sector 12)	2K x 8	0x0080 F000	0x0080 F7FF
Flash ECC (Sector 13)	2K x 8	0x0080 F800	0x0080 FFFF

(1) CM User OTP is available for general-purpose use.

## 6.3.6 Memory Types

### 6.3.6.1 Dedicated RAM (Mx and Dx RAM)

The CPU subsystem has four dedicated ECC-capable RAM blocks: M0, M1, D0, and D1. M0/M1 memories are small nonsecure blocks that are tightly coupled with the CPU (that is, only the CPU has access to them). D0/D1 memories are secure blocks and also have the access-protection feature (CPU write/CPU fetch protection).

### 6.3.6.2 Local Shared RAM (LSx RAM)

RAM blocks which are dedicated to each subsystem and are accessible to its CPU and CLA only, are called local shared RAMs (LSx RAMs).

All LSx RAM blocks have ECC. These memories are secure and have the access protection (CPU write/CPU fetch) feature.

By default, these memories are dedicated to the CPU only, and the user could choose to share these memories with the CLA by configuring the MSEL\_LSx bit field in the LSxMSEL registers appropriately.

Table 6-6 lists the master access for the LSx RAM.

**Table 6-6. Master Access for LSx RAM  
 (With Assumption That all Other Access Protections are Disabled)**

MSEL_LSx	CLAPGM_LSx	CPU ALLOWED ACCESS	CLA ALLOWED ACCESS	COMMENT
00	X	All	–	LSx memory is configured as CPU dedicated RAM.
01	0	All	Data Read Data Write	LSx memory is shared between CPU and CLA1.
01	1	Emulation Read Emulation Write	Fetch Only	LSx memory is CLA1 program memory.

### 6.3.6.3 Global Shared RAM (GSx RAM)

RAM blocks which are accessible from both the CPU and DMA are called global shared RAMs (GSx RAMs). Each shared RAM block can be owned by either CPU subsystem based on the configuration of respective bits in the GSxMSEL register.

All GSx RAM blocks have parity.

When a GSx RAM block is owned by a CPU subsystem, the CPUx and CPUx.DMA will have full access to that RAM block whereas the other CPUy and CPUy.DMA will only have read access (no fetch/write access).

Table 6-7 lists the master access for the GSx RAM.

**Table 6-7. Master Access for GSx RAM  
(With Assumption That all Other Access Protections are Disabled)**

GSxMSEL	CPU	INSTRUCTION FETCH	READ	WRITE	CPUx.DMA READ	CPUx.DMA WRITE
0	CPU1	Yes	Yes	Yes	Yes	Yes
	CPU2	–	Yes	–	Yes	–
1	CPU1	–	Yes	–	Yes	–
	CPU2	Yes	Yes	Yes	Yes	Yes

The GSx RAMs have access protection (CPU write/CPU fetch/DMA write).

#### 6.3.6.4 CPU Message RAM (CPU MSGRAM)

These RAM blocks can be used to share data between CPU1 and CPU2. Since these RAMs are used for interprocessor communication, they are also called IPC RAMs. The CPU MSGRAMs have CPU/DMA read/write access from its own CPU subsystem, and CPU/DMA read only access from the other subsystem.

This RAM has parity.

#### 6.3.6.5 CLA Message RAM (CLA MSGRAM)

These RAM blocks can be used to share data between the CPU and CLA. The CLA has read and write access to the CLA-to-CPU MSGRAM. The CPU has read and write access to the CPU-to-CLA MSGRAM. The CPU and CLA both have read access to both MSGRAMs. This RAM has parity.

#### 6.3.6.6 CLA - DMA Message RAM (CLA-DMA MSGRAM)

These RAM blocks can be used to share data between the DMA and CLA. The CLA has read and write access to the CLA-to-DMA MSGRAM. The DMA has read and write access to the DMA-to-CLA MSGRAM. The DMA and CLA both have read access to both MSGRAMs. This RAM has parity.

#### 6.3.6.7 CPUx - CM Message RAM (CPUx-CM MSGRAM)

These RAM blocks can be used to share data between CPU1/CPU2 and the CM. CPU1/CPU2 has read and write access to the CPUx-to-CM MSGRAM. The CM has read and write access to the CM-to-CPUx MSGRAM. CPUx and the CM both have read access to both MSGRAMs. This RAM has parity.

#### 6.3.6.8 Dedicated RAM (C0/C1 RAM)

The CM subsystem has two dedicated RAM blocks: C0 and C1. These RAM blocks are tightly coupled with the Cortex-M4 (that is, only the CPU has access to them) and are connected via the ICODE/DCODE bus. These RAM blocks have an interleaving feature to improve performance. These RAMs have parity.

#### 6.3.6.9 Shared RAM (E0 and Sx RAM)

The CM subsystem has shared RAMs that are accessible from the Cortex-M4 as well as other masters like  $\mu$ DMA and EtherNET DMA. These RAMs are connected via the system bus. These RAMs have an interleaving feature to improve performance. There are two types of shared RAM:

- E0 – This shared RAM block has ECC.
- Sx – This shared RAM block has parity.

## 6.4 Identification

Table 6-8 lists the Device Identification Registers.

**Table 6-8. Device Identification Registers**

NAME	ADDRESS	SIZE (x16)	DESCRIPTION
PARTIDH	0x0005 D00A	2	Device part identification number
			TMS320F28388D 0x03FF 0300
			TMS320F28386D 0x03FD 0300
			TMS320F28384D 0x03FB 0300
			TMS320F28388S 0x03FF 0400
			TMS320F28386S 0x03FD 0400
REVID	0x0005 D00C	2	Silicon revision number
			Revision 0 0x0000 0000
			Revision A 0x0000 0001
UID_UNIQUE	0x0007 020C	2	Unique identification number. This number is different on each individual device with the same PARTIDH. This can be used as a serial number in the application. This number is present only on TMS devices.
CPU ID	0x0007 0223	1	CPU identification number
			CPU1 0xXX01
	0x0038 0446	1	CPU2 0xXX02
JTAGID	N/A	N/A	CM 0xXX03
			JTAG Device ID 0x0BB4 002F



## 6.5 Bus Architecture – Peripheral Connectivity

Table 6-9 provides a broad view of the peripheral and configuration register accessibility from each bus master on the C28x. Peripherals can be individually assigned to the CPU1 or CPU2 subsystem (for example, ePWM can be assigned to CPU1 and eQEP assigned to CPU2).

**Table 6-9. C28x Bus Master Peripheral Access**

PERIPHERALS (BY BUS ACCESS TYPE)	CPU1.DMA	CPU1.CLA1	CPU1	CPU2	CPU2.CLA1	CPU2.DMA
<b>Peripherals that can be assigned to CPU1 or CPU2 and have Secondary Masters</b>						
Peripheral Frame 1: - ePWM - SDFM - eCAP <sup>(1)</sup> - eQEP <sup>(1)</sup> - CMPSS <sup>(1)</sup> - DAC <sup>(1)</sup> - HRPWM	Y	Y	Y	Y	Y	Y
Peripheral Frame 2: - SPI - McBSP - FSI - PMBus	Y	Y	Y	Y	Y	Y
<b>Peripherals that can be assigned to CPU1 or CPU2 subsystems</b>						
SCI			Y	Y		
I2C			Y	Y		
CAN <sup>(2)</sup>	Y		Y	Y		Y
ADC Configuration		Y	Y	Y	Y	
EMIF1	Y		Y	Y		Y
<b>Peripherals and Device Configuration Registers only on CPU1 subsystem</b>						
EMIF2		Y	Y			
USB <sup>(2)</sup>			Y			
EtherCAT <sup>(2)</sup>	Y	Y	Y			
DCC			Y			
Device Capability, Peripheral Reset, Peripheral CPU Select			Y			
GPIO Pin Mapping and Configuration			Y			
Analog System Control			Y			
Reset Configuration			Y			
<b>Accessible by only one CPU at a time with Semaphore</b>						
Clock and PLL Configuration			Y	Y		
<b>Peripherals and Registers with Unique Copies of Registers for each CPU and CLA Master<sup>(3)</sup></b>						
System Configuration (WD, NMIWD, LPM, Peripheral Clock Gating)			Y	Y		
Flash Configuration <sup>(4)</sup>			Y	Y		
CPU Timers			Y	Y		
DMA and CLA Trigger Source Select			Y	Y		
ERAD			Y	Y		
GPIO Data <sup>(5)</sup>		Y	Y	Y	Y	
ADC Results	Y	Y	Y	Y	Y	Y

(1) These modules are on a Peripheral Frame with DMA access; however, they cannot trigger a DMA transfer.

(2) Accessible from CM as well.

(3) Each CPUx and CPUx.CLA1 can only access its own copy of these registers.

(4) At any given time, only one CPU can perform program or erase operations on the Flash.

(5) The GPIO Data Registers are unique for each CPUx and CPUx.CLAx. When the GPIO Pin Mapping Register is configured to assign a GPIO to a particular master, the respective GPIO Data Register will control the GPIO.

Table 6-10 provides details about peripheral sharing between CPUx and the CM subsystem. It also provides details about accessibility from different masters within the CM subsystem to peripherals that are only accessible from the CM subsystem. Peripherals can be individually assigned to CPUx or to the CM subsystem (for example, CAN can be assigned to CPUx and USB assigned to CM).

**Table 6-10. CM Bus Master Peripheral Access**

PERIPHERALS (BY BUS ACCESS TYPE)	ETHERNET DMA	μDMA	M4	CPU1 SUBSYSTEM	CPU2 SUBSYSTEM
<b>Peripherals that can be assigned to CM, CPU1, or CPU2 subsystem</b>					
CAN		Y	Y	Y	Y
<b>Peripherals that can be assigned to CM or CPU1 subsystem</b>					
EtherCAT		Y	Y	Y	
USB		Y	Y	Y	
<b>Peripherals and System Registers only on CM subsystem</b>					
AES		Y	Y		
GCRC		Y	Y		
CM-I2C		Y	Y		
CM-UART		Y	Y		
SSI		Y	Y		
EtherNet		Y	Y		
MCAN (CAN-FD)			Y		
GPIO Data			Y		
Peripheral Reset			Y		
CM System Configuration (WD, NMIWD, LPM, Peripheral Clock Gating)			Y		
Flash Configuration			Y		
CPU Timers			Y		
μDMA			Y		

## 6.6 Boot ROM and Peripheral Booting

On every reset, the device executes a boot sequence in the ROM, depending on the reset type and boot configuration. This sequence initializes the device to run the application code. For CPU1, the boot ROM also contains peripheral bootloaders that can be used to load an application into RAM. These bootloaders can be disabled for safety or security purposes.

[Table 6-11](#) summarizes available boot features across CPU1, CPU2, and CM. [Table 6-12](#) lists the sizes of the various ROMs on the device.

**Table 6-11. Boot System Overview**

BOOT FEATURE	CPU1 (MASTER)	CPU2	CM
Initiate boot process	Device Reset	CPU1 Application	CPU1 Application
Boot mode selection	GPIOs	IPC Register	IPC Register
Supported boot modes: <ul style="list-style-type: none"> <li>• Flash boot</li> <li>• Secure Flash boot</li> <li>• RAM boot</li> </ul>	Yes	Yes	Yes
Boot to User OTP	No	Yes	Yes
Copy from IPC Message RAM and boot to RAM	No	Yes	Yes
Peripheral boot loader support	Yes	No	No

**Table 6-12. ROM Memory**

ROM	CPU1 SIZE	CPU2 SIZE	CM SIZE
Unsecure boot ROM	192KB	64KB	64KB
Secure ROM	64KB	64KB	32KB
CLA data ROM	8KB	8KB	N/A

### 6.6.1 Device Boot

This section describes the general boot ROM procedure each time a CPU core is reset. CPU1 is the master and always boots first. Once CPU1 boots to the application, then the user's application code in CPU1 can configure the CPU2/CM boot IPC registers and release CPU2/CM from reset to boot. [Table 6-13](#), [Table 6-14](#), and [Table 6-15](#) list the general boot-up procedures for each core.

During boot, each CPU's boot ROM code updates a boot status location in RAM that details the actions taken during this process. Additionally, CPU2 writes the boot status to the CPU2TOCPU1IPCBOOTSTS register and CM writes to CMTOCPU1IPCBOOTSTS to communicate the statuses to CPU1.

For more details, see the Boot Status information section of the [TMS320F2838x Microcontrollers Technical Reference Manual](#).

**Table 6-13. CPU1 Boot ROM Procedure**

STEP	CPU1 ACTION
1	After reset, check for HWBIST reset. If there is a HWBIST reset, immediately branch and return to the user application. If there is no HWBIST reset, then continue boot and check the FUSE error register for any errors and handle accordingly.
2	Clock configuration and flash power up
3	Peripheral trimming and device configuration registers are loaded from OTP.
4	On power-on reset (POR), all CPU1 RAMs are initialized.
5	Nonmaskable interrupt (NMI) handling is enabled and DCSM initialization is performed.
6	Device calibration is performed; trimming the specified peripherals with set OTP values.
7	Determine if polling the GPIO pins are needed for determining the boot mode and, if so, read the boot mode GPIO pins to determine the boot mode to run.
8	Based on the boot mode and options, the appropriate boot sequence is executed. For a flow chart of the CPU1 boot sequences, see the CPU1 Device Boot Flow figure in the <a href="#">TMS320F2838x Microcontrollers Technical Reference Manual</a> .

**Table 6-14. CPU2 Boot ROM Procedure**

STEP	CPU2 ACTION
1	CPU2 is released from reset by CPU1 application.
2	Once CPU1TOCPU2IPCFLG0 is set, read the CPU1TOCPU2IPCBOOTMODE register. If it is not set correctly or has an invalid value, the IPC error command is sent to CPU1, and the CPU2 core will enter an infinite loop and will not continue booting until the user corrects the register values and reset the CPU2.
3	Flash power up
4	On POR, all CPU2 RAMs are initialized.
5	NMI handling is enabled.
6	Based on the boot mode set in the CPU1TOCPU2IPCBOOTMODE register, CPU2 either enters the "wait for command" mode to wait for a future CPU1 boot mode command, or CPU2 executes the requested boot sequence. For a flow chart of the CPU2 boot sequences, see the CPU2 Boot Flow figure in the <a href="#">TMS320F2838x Microcontrollers Technical Reference Manual</a> .

**Table 6-15. CM Boot ROM Procedure**

STEP	CM ACTION
1	CM is released from reset by the CPU1 application.
2	Once CPU1TOCMIPCFLG0 is set, read the CPU1TOCMIPCBOOTMODE register. If it is not set correctly or has an invalid value, the IPC error command is sent to CPU1, and the CM will enter an infinite loop and will not continue booting until the user corrects the register values and reset the CM.
3	Flash power up
4	On POR, all CM RAMs are initialized.
5	NMI handling is enabled.
6	Based on the boot mode set in the CPU1TOCPU2IPCBOOTMODE register, CM either enters the "wait for command" mode to wait for a future CPU1 boot mode command, or CM executes the requested boot sequence. For a flow chart of the CM boot sequences, see the CM Boot Flow figure in the <a href="#">TMS320F2838x Microcontrollers Technical Reference Manual</a> .

## 6.6.2 Device Boot Modes

This section explains the default boot modes, as well as all the available boot modes, supported on this device. The CPU1 boot ROM uses the boot-mode select, general-purpose input/output (GPIO) pins to determine the boot mode configuration. The CPU2 boot ROM uses the CPU1TOCPU2IPCBOOTMODE register to determine the boot mode configuration. The CM boot ROM uses the CPU1TOCMIPCBOOTMODE register to determine the boot mode configuration.

Table 6-16 lists the CPU1 boot mode options available for selection by the default boot-mode select pins. Users have the option to program the device to customize the boot modes selectable in the boot-up table as well as the boot-mode select pin GPIOs used.

All the available boot modes on the device are listed in Table 6-18.

**Table 6-16. Device Default Boot Modes for CPU1**

BOOT MODE	GPIO72 (DEFAULT BOOT MODE SELECT PIN 1)	GPIO84 (DEFAULT BOOT MODE SELECT PIN 0)
Parallel IO	0	0
SCI/Wait Boot <sup>(1)</sup>	0	1
CAN	1	0
Flash/USB <sup>(2)</sup>	1	1

(1) SCI boot mode can be used as a wait boot mode as long as SCI continues to wait for an 'A' or 'a' during the SCI autobaud lock process.

(2) On an unprogrammed device, selecting flash boot when the default flash entry address is unprogrammed will switch the boot mode from flash boot to USB boot. For more details, see Table 6-17.

**Table 6-17. CPU1 Flash-to-USB Boot Decision Table**

VALUE AT FLASH ENTRY POINT ADDRESS	REASON FOR VALUE	REALIZED BOOT MODE
0x00000000	Flash is locked/secured	Boot to Flash
0xFFFFFFFF	Flash is not programmed	USB Boot
Any other value	Flash is programmed	Boot to Flash

### NOTE

The switch from flash boot mode to USB boot mode when flash is locked/secured or not programmed is *only available* as part of the default boot mode table on an unprogrammed device. Once a custom boot table is programmed in OTP or RAM, a selection of flash boot mode *will not* switch to USB boot even when the flash is unprogrammed.

**Table 6-18. All Available Boot Modes**

BOOT MODE	CPU SUPPORT	DETAILS
Parallel IO	CPU1	For functional details of the boot modes, see the Boot Modes section of the <a href="#">TMS320F2838x Microcontrollers Technical Reference Manual</a> .  For boot table values and GPIOs for the boot modes, see <a href="#">Section 6.6.4</a> .
SCI / Wait	CPU1	
CAN	CPU1	
Flash	CPU1, CPU2, CM	
Wait	CPU1, CPU2, CM	
RAM	CPU1, CPU2, CM	
SPI	CPU1	
I2C	CPU1	
USB	CPU1	
Secure Flash	CPU1, CPU2, CM	
User OTP	CPU2, CM	
IPC Message Copy to RAM	CPU2, CM	

**NOTE**

All the peripheral boot modes that are supported use the first instance of the peripheral module (SCIA, SPIA, I2CA, CANA, and so forth). Whenever these boot modes are referred to in this section, such as SCI boot, it is actually referring to the first module instance, which means the SCI boot on the SCIA port. The same applies to the other peripheral boots.

**6.6.3 Device Boot Configurations**

This device supports from 0 boot-mode select pin to up to 3 boot-mode select pins as well as from 1 configured boot mode to up to 8 configured boot modes.

To change and configure the device from the default settings to custom settings for your application, do the following steps:

1. Determine all the various ways you want the application to be able to boot. (For example: Primary boot option of Flash boot for your main application, secondary boot option of CAN boot for firmware updates, tertiary boot option of SCI boot for debugging, and so forth.)
2. Based on the number of boot modes needed, determine how many boot-mode select pins (BMSPs) are required to select between your selected boot modes. (For example: 2 BMSPs are required to select between 3 boot-mode options.)
3. Assign the required BMSPs to a physical GPIO pin. (For example, BMSP0 to GPIO50, BMSP1 to GPIO51, and BMSP2 left as default which is disabled.) For details on performing these configurations, see the Configuring Boot Mode Pins for CPU1 section of the [TMS320F2838x Microcontrollers Technical Reference Manual](#).
4. Assign the determined boot mode definitions to indexes in your custom boot table that correlate to the decoded value of the BMSPs. (For example, BOOTDEF0 = Boot to Flash, BOOTDEF1 = CAN Boot, BOOTDEF2 = SCI Boot; all other BOOTDEFx are left as default/nothing.) For details on setting up and configuring the custom boot mode table, see the Configuring Boot Mode Table Options for CPU1 section of the [TMS320F2838x Microcontrollers Technical Reference Manual](#).

For example use cases on how to configure the BMSPs and custom boot tables, see the Boot Mode Example Use Cases section of the [TMS320F2838x Microcontrollers Technical Reference Manual](#).

## 6.6.4 GPIO Assignments for CPU1

This section details the GPIOs and boot option values used for each CPU1 boot mode set in the BOOT\_DEF memory location located at Z1-OTP-BOOTDEF-LOW/ Z2-OTP-BOOTDEF-LOW and Z1-OTP-BOOTDEF-HIGH/ Z2-OTP-BOOTDEF-HIGH. See the Configuring Boot Mode Table Options for CPU1 section of the [TMS320F2838x Microcontrollers Technical Reference Manual](#) on how to configure BOOT\_DEF. When selecting a boot mode option, be sure to verify that the necessary pins are available in the pin mux options for the specific device package being used.

### NOTE

These configurations only apply to CPU1. For details on configuring CPU2 and CM boot modes, see the Booting CPU2 and CM section of the [TMS320F2838x Microcontrollers Technical Reference Manual](#).

**Table 6-19. SCI Boot Options**

OPTION	BOOTDEF VALUE	SCITXDA GPIO	SCIRXDA GPIO
0 (default)	0x01	GPIO29	GPIO28
1	0x21	GPIO84	GPIO85
2	0x41	GPIO36	GPIO35
3	0x61	GPIO42	GPIO43
4	0x81	GPIO65	GPIO64
5	0xA1	GPIO135	GPIO136
6	0xC1	GPIO8	GPIO9

**Table 6-20. CAN Boot Options**

OPTION	BOOTDEF VALUE	CANTXA GPIO	CANRXA GPIO
0 (default)	0x02	GPIO37	GPIO36
1	0x22	GPIO71	GPIO70
2	0x42	GPIO63	GPIO62
3	0x62	GPIO19	GPIO18
4	0x82	GPIO4	GPIO5
5	0xA2	GPIO31	GPIO30

**Table 6-21. I2C Boot Options**

OPTION	BOOTDEF VALUE	SDAA GPIO	SCLA GPIO
0	0x07	GPIO91	GPIO92
1	0x27	GPIO32	GPIO33
2	0x47	GPIO42	GPIO43
3	0x67	GPIO0	GPIO1
4	0x87	GPIO104	GPIO105

**Table 6-22. USB Boot Options**

OPTION	BOOTDEF VALUE	USBDM GPIO	USBDP GPIO
0 (default)	0x09	GPIO42	GPIO43

**Table 6-23. RAM Boot Options**

OPTION	BOOTDEF VALUE	RAM ENTRY POINT (ADDRESS)
0	0x05	0x0000 0000

**Table 6-24. Flash Boot Options**

OPTION	BOOTDEF VALUE	FLASH ENTRY POINT (ADDRESS)	FLASH SECTOR
0 (default)	0x03	0x0008 0000	CPU1 Bank 0 Sector 0
1	0x23	0x0008 8000	CPU1 Bank 0 Sector 4
2	0x43	0x000A 8000	CPU1 Bank 0 Sector 8
3	0x63	0x000B E000	CPU1 Bank 0 Sector 13

**Table 6-25. Secure Flash Boot Options**

OPTION	BOOTDEF VALUE	FLASH ENTRY POINT (ADDRESS)	FLASH SECTOR
0	0x0A	0x0008 0000	CPU1 Bank 0 Sector 0
1	0x2A	0x0008 8000	CPU1 Bank 0 Sector 4
2	0x4A	0x000A 8000	CPU1 Bank 0 Sector 8
3	0x6A	0x000B E000	CPU1 Bank 0 Sector 13

**Table 6-26. Wait Boot Options**

OPTION	BOOTDEF VALUE	WATCHDOG
0	0x04	Enabled
1	0x24	Disabled

**Table 6-27. SPI Boot Options**

OPTION	BOOTDEF VALUE	SPISIMOA	SPISOMIA	SPICLKA	SPISTEA
0	0x06	GPIO58	GPIO59	GPIO60	GPIO61
1	0x26	GPIO16	GPIO17	GPIO18	GPIO19
2	0x46	GPIO32	GPIO33	GPIO34	GPIO35
3	0x66	GPIO16	GPIO17	GPIO56	GPIO57
4	0x86	GPIO54	GPIO55	GPIO56	GPIO57

**Table 6-28. Parallel Boot Options**

OPTION	BOOTDEF VALUE	D0-D7 GPIO	DSP CONTROL GPIO	HOST CONTROL GPIO
0 (default)	0x0	D0 - GPIO89	GPIO91	GPIO92
		D1 - GPIO90		
		D2 - GPIO58		
		D3 - GPIO59		
		D4 - GPIO60		
		D5 - GPIO61		
		D6 - GPIO62		
		D7 - GPIO88		



## 6.7 Dual Code Security Module (DCSM)

The dual code security module (DCSM) is a security feature incorporated in this device. It prevents access and visibility to on-chip secure memories (and other secure resources) by unauthorized persons. It also prevents duplication and reverse-engineering of proprietary code. The term “secure” means that access to on-chip secure memories and resources is blocked. The term “unsecure” means that access is allowed; that is, the contents of the memory could be read by any means (for example, through a debugging tool such as Code Composer Studio™).

There are two security zones, Zone1 (Z1) and Zone2 (Z2). Unlike earlier C2000 devices where each CPU subsystem had two security zones, on this device, both security zones are shared by each CPU subsystem. This means secure resources from each CPU subsystem are allocated to Zone1 or Zone2. All the security configurations are controlled by the CPU1 subsystem only (programmed in CPU1 USER OTP), but other CPU subsystems have access to these configurations via their own memory map registers.

The security of each zone is ensured by its own 128-bit password (CSM password). The password for each zone is stored in CPU1 USER OTP memory location based on a zone-specific link pointer. The link pointer value can be changed to program a different set of security settings (including passwords) in OTP.

---

### Code Security Module Disclaimer

THE CODE SECURITY MODULE (CSM) INCLUDED ON THIS DEVICE WAS DESIGNED TO PASSWORD PROTECT THE DATA STORED IN THE ASSOCIATED MEMORY AND IS WARRANTED BY TEXAS INSTRUMENTS (TI), IN ACCORDANCE WITH ITS STANDARD TERMS AND CONDITIONS, TO CONFORM TO TI'S PUBLISHED SPECIFICATIONS FOR THE WARRANTY PERIOD APPLICABLE FOR THIS DEVICE.

TI DOES NOT, HOWEVER, WARRANT OR REPRESENT THAT THE CSM CANNOT BE COMPROMISED OR BREACHED OR THAT THE DATA STORED IN THE ASSOCIATED MEMORY CANNOT BE ACCESSED THROUGH OTHER MEANS. MOREOVER, EXCEPT AS SET FORTH ABOVE, TI MAKES NO WARRANTIES OR REPRESENTATIONS CONCERNING THE CSM OR OPERATION OF THIS DEVICE, INCLUDING ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE.

IN NO EVENT SHALL TI BE LIABLE FOR ANY CONSEQUENTIAL, SPECIAL, INDIRECT, INCIDENTAL, OR PUNITIVE DAMAGES, HOWEVER CAUSED, ARISING IN ANY WAY OUT OF YOUR USE OF THE CSM OR THIS DEVICE, WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. EXCLUDED DAMAGES INCLUDE, BUT ARE NOT LIMITED TO LOSS OF DATA, LOSS OF GOODWILL, LOSS OF USE OR INTERRUPTION OF BUSINESS OR OTHER ECONOMIC LOSS.

---

## 6.8 C28x (CPU1/CPU2) Subsystem

### 6.8.1 C28x Processor

The CPU is a 32-bit fixed-point processor. This device draws from the best features of digital signal processing; reduced instruction set computing (RISC); and microcontroller architectures, firmware, and tool sets.

The CPU features include a modified Harvard architecture and circular addressing. The RISC features are single-cycle instruction execution, register-to-register operations, and modified Harvard architecture. The microcontroller features include ease of use through an intuitive instruction set, byte packing and unpacking, and bit manipulation. The modified Harvard architecture of the CPU enables instruction and data fetches to be performed in parallel. The CPU can read instructions and data while it writes data simultaneously to maintain the single-cycle instruction operation across the pipeline. The CPU does this over six separate address/data buses.

For more information on CPU architecture and instruction set, see the [TMS320C28x CPU and Instruction Set Reference Guide](#). For more information on the C28x Floating Point Unit (FPU), Trigonometric Math Unit, and Cyclic Redundancy Check (VCRC) instruction sets, see the [TMS320C28x Extended Instruction Sets Technical Reference Manual](#). A brief overview of the FPU, TMU, and VCRC are provided here.

#### 6.8.1.1 Floating-Point Unit

The C28x plus floating-point (C28x+FPU64) processor extends the capabilities of the C28x fixed-point CPU by adding registers and instructions to support both IEEE single-precision and double-precision floating-point operations.

Devices with the C28x+FPU64 include the standard C28x register set plus an additional set of floating-point unit registers. The additional floating-point unit registers are the following:

- Eight floating-point Result registers, RnH (where n = 0–7)
- Floating-point Status register (STF)
- Repeat Block register (RB)

All of the floating-point registers, except the repeat block register, are shadowed. This shadowing can be used in high-priority interrupts for fast context save and restore of the floating-point registers.

#### 6.8.1.2 Trigonometric Math Unit

The TMU extends the capabilities of a C28x+FPU64 by adding instructions and leveraging existing FPU instructions to speed up the execution of common trigonometric and arithmetic operations listed in [Table 6-29](#).

**Table 6-29. TMU Supported Instructions**

INSTRUCTIONS	C EQUIVALENT OPERATION	PIPELINE CYCLES
MPY2PIF32/64 RaH,RbH	$a = b * 2\pi$	2/3
DIV2PIF32/64 RaH,RbH	$a = b / 2\pi$	2/3
DIVF32/64 RaH,RbH,RcH	$a = b/c$	5
SQRTF32/64 RaH,RbH	$a = \text{sqrt}(b)$	5
SINPUF32/64 RaH,RbH	$a = \sin(b*2\pi)$	4
COSPUF32/64 RaH,RbH	$a = \cos(b*2\pi)$	4
ATANPUF32/64 RaH,RbH	$a = \text{atan}(b)/2\pi$	4
QUADF32/64 RaH,RbH,RcH,RdH	Operation to assist in calculating ATANPU2	5

No changes have been made to existing instructions, pipeline or memory bus architecture. All TMU instructions use the existing FPU register set (R0H to R7H) to carry out their operations.

### 6.8.1.3 Fast Integer Division Unit

The Fast Integer Division (FINTDIV) unit of the C28x CPU uniquely supports three types of integer division (Truncated, Modulus, Euclidean) of varying data type sizes (16/16, 32/16, 32/32, 64/32, 64/64) in unsigned or signed formats.

- Truncated integer division is naturally supported by C language (/, % operators).
- Modulus and Euclidean divisions are variants that are more efficient for control algorithms and are supported by C intrinsics.

All three types of integer division produce both a quotient and remainder component, are interruptible, and execute in a minimum number of deterministic cycles (10 cycles for a 32/32 division). In addition, the Fast Division capabilities of the C28x CPU uniquely support fast execution of floating-point 32-bit (in 5 cycles) and 64-bit (in 20 cycles) division.

For more information about fast integer division, see the [Fast Integer Division – A Differentiated Offering From C2000™ Product Family Application Report](#).

### 6.8.1.4 VCRC Unit

Cyclic redundancy check (CRC) algorithms provide a straightforward method for verifying data integrity over large data blocks, communication packets, or code sections. The C28x+VCRC can perform 8-bit, 16-bit, 24-bit, and 32-bit CRCs. For example, the VCRC can compute the CRC for a block length of 10 bytes in 10 cycles. A CRC result register contains the current CRC, which is updated whenever a CRC instruction is executed.

The following are the CRC polynomials used by the CRC calculation logic of the VCRC:

- CRC8 polynomial = 0x07
- CRC16 polynomial1 = 0x8005
- CRC16 polynomial2 = 0x1021
- CRC24 polynomial = 0x5d6dcb
- CRC32 polynomial1 = 0x04c11db7
- CRC32 polynomial2 = 0x1edc6f41

This module can calculate CRCs for a byte of data in a single cycle. The CRC calculation for CRC8, CRC16, CRC24, and CRC32 is done byte-wise (instead of computing on a complete 16-bit or 32-bit data read by the C28x core) to match the byte-wise computation requirement mandated by various standards.

The VCRC Unit also allows the user to provide the size (1b-32b) and value of any polynomial to fit custom CRC requirements. The CRC execution time increases to three cycles when using a custom polynomial.

## 6.8.2 Embedded Real-Time Analysis and Diagnostic (ERAD)

The ERAD module enhances the debug and system-analysis capabilities of the device. The debug and system-analysis enhancements provided by the ERAD module is done outside of the CPU. The ERAD module consists of the Enhanced Bus Comparator units and the System Event Counter units.

- The Enhanced Bus Comparator units are used to generate hardware breakpoints, hardware watch points, and other output events.
- The System Event Counter units are used to analyze and profile the system. The ERAD module is accessible by the debugger and by the application software.

This significantly increases the debug capabilities of many real-time systems. In the TMS320F2838x devices, the ERAD module contains eight Enhanced Bus Comparator units (which increases the number of Hardware breakpoints from two to ten) and four System Event Counter units. Figure 6-2 shows the ERAD module.




Figure 6-2. ERAD Overview

### 6.8.3 Background CRC-32 (BGCRC)

The Background CRC (BGCRC) module computes a CRC-32 on a configurable block of memory. It accomplishes this by fetching the specified block of memory during idle cycles (when the CPU, CLA, or DMA is not accessing the memory block). The calculated CRC-32 value is compared against a golden CRC-32 value to indicate a pass or fail. In essence, the BGCRC helps identify memory faults and corruption. There are two BGCRC modules (CPU\_CRC and CLA\_CRC) per CPU subsystem. The two BGCRC modules differ only in the memories they test.

The BGCRC module has the following features:

- One cycle CRC-32 computation on 32 bits of data
- No CPU bandwidth impact for zero wait state memory
- Minimal CPU bandwidth impact for non-zero wait state memory
- Dual operation modes (CRC-32 mode and scrub mode)
- Watchdog timer to time CRC-32 completion
- Ability to pause and resume CRC-32 computation

Figure 6-3 shows the memory map of the BGCRC module.




Figure 6-3. BGCRC Memory Map

#### 6.8.4 Control Law Accelerator (CLA)

The CLA Type-2 is an independent, fully programmable, 32-bit floating-point math processor that brings concurrent control-loop execution to the C28x family. The low interrupt-latency of the CLA allows it to read ADC samples "just-in-time." This significantly reduces the ADC sample to output delay to enable faster system response and higher frequency control loops. By using the CLA to service time-critical control loops, the main CPU is free to perform other system tasks such as communications and diagnostics.

The control law accelerator extends the capabilities of the C28x CPU by adding parallel processing. Time-critical control loops serviced by the CLA can achieve low ADC sample to output delay. Thus, the CLA enables faster system response and higher frequency control loops. Using the CLA for time-critical tasks frees up the main CPU to perform other system and communication functions concurrently.

The following is a list of major features of the CLA:

- C compilers are available for CLA software development.
- Clocked at the same rate as the main CPU (SYSCLKOUT).
- An independent architecture allowing CLA algorithm execution independent of the main C28x CPU.
  - Complete bus architecture:
    - Program Address Bus (PAB) and Program Data Bus (PDB)
    - Data Read Address Bus (DRAB), Data Read Data Bus (DRDB), Data Write Address Bus (DWAB), and Data Write Data Bus (DWDB)
  - Independent 8-stage pipeline
  - 16-bit program counter (MPC)
  - Four 32-bit result registers (MR0 to MR3)
  - Two 16-bit auxiliary registers (MAR0, MAR1)
  - Status register (MSTF)
- Instruction set includes:
  - IEEE single-precision (32-bit) floating-point math operations
  - Floating-point math with parallel load or store
  - Floating-point multiply with parallel add or subtract
  - 1/X and 1/sqrt(X) estimations
  - Data type conversions
  - Conditional branch and call
  - Data load/store operations
- The CLA program code can consist of up to eight tasks or interrupt service routines, or seven tasks and a main background task.
  - The start address of each task is specified by the MVECT registers.
  - There is no limit on task size as long as the tasks fit within the configurable CLA program memory space.
  - One task is serviced at a time until its completion. There is no nesting of tasks.
  - Upon task completion, a task-specific interrupt is flagged within the PIE.
  - When a task finishes, the next highest-priority pending task is automatically started.
  - The Type-2 CLA can have a main task that runs continuously in the background, while other high-priority events trigger a foreground task.
- Task trigger mechanisms:
  - C28x CPU through the IACK instruction
  - Task1 to Task8: Up to 256 possible trigger sources from peripherals connected to the shared bus on which the CLA assumes secondary ownership
  - Task8 can be set to be the background task, while Tasks 1 to 7 take peripheral triggers.

- Memory and shared peripherals:
  - Two dedicated message RAMs for communication between the CLA and the main CPU.
  - Two dedicated message RAMs for communication between the CLA and the DMA.
  - The C28x CPU can map CLA program and data memory to the main CPU space or CLA space.

Figure 6-4 shows the CLA block diagram.




Figure 6-4. CLA Block Diagram

### 6.8.5 Direct Memory Access (DMA)

Each CPU has its own 6-channel DMA module. The DMA module provides a hardware method of transferring data between peripherals and/or memory without intervention from the CPU, thereby freeing up bandwidth for other system functions. Additionally, the DMA has the capability to orthogonally rearrange the data as it is transferred as well as “ping-pong” data between buffers. These features are useful for structuring data into blocks for optimal CPU processing.

The DMA module is an event-based machine, meaning it requires a peripheral or software trigger to start a DMA transfer. Although it can be made into a periodic time-driven machine by configuring a timer as the DMA trigger source, there is no mechanism within the module itself to start memory transfers periodically. The DMA module has six independent DMA channels that can be configured separately. Each channel contains its own independent PIE interrupt to let the CPU know when a DMA transfer has either started or completed. Five of the six channels are exactly the same, while Channel 1 has the ability to be configured at a higher priority than the others. At the heart of the DMA is a state machine and tightly coupled address control logic. It is this address control logic that allows for rearrangement of the block of data during the transfer as well as the process of ping-ponging data between buffers.

DMA features include:

- Six channels with independent PIE interrupts
- Each DMA channel can be triggered from multiple peripheral trigger sources independently.
- Word Size: 16-bit or 32-bit (SPI limited to 16-bit)
- Throughput: 3 cycles/word without arbitration



Figure 6-5 shows a device-level block diagram of the DMA.




Figure 6-5. DMA Block Diagram

### 6.8.6 Interprocessor Communication (IPC) Module

The Interprocessor Communication (IPC) module allows communications between the CPU subsystems.

IPC features include:

- Message RAMs
- IPC flags and interrupts
- IPC command registers
- Flash pump semaphore
- Clock configuration semaphore
- Free-running counter

All IPC features are independent of each other, and most do not require any specific data format. There are also two registers for boot mode and status communication. For more information on these registers, see the ROM Code and Peripheral Booting chapter of the [TMS320F2838x Microcontrollers Technical Reference Manual](#).

This device has three cores [one Cortex-M4 core and two C28x cores (CPU1, CPU2)] and three different IPC modules:

- CPU1\_TO\_CPU2 IPC architecture (see [Figure 6-6](#))
- CPUx\_TO\_CM IPC architecture (where x = 1, 2) (see [Figure 6-7](#))




Figure 6-6. CPU1\_TO\_CPU2 IPC Module




Figure 6-7. CPUx\_to\_CM IPC Module

### 6.8.7 C28x Timers

CPU-Timers 0, 1, and 2 are identical 32-bit timers with presetable periods and with 16-bit clock prescaling. The timers have a 32-bit count-down register that generates an interrupt when the counter reaches zero. The counter is decremented at the CPU clock speed divided by the prescale value setting. When the counter reaches zero, it is automatically reloaded with a 32-bit period value.

CPU-Timer 0 is for general use and is connected to the PIE block. CPU-Timer 1 is also for general use and is connected to INT13 of the CPU. CPU-Timer 2 is reserved for TI-RTOS. It is connected to INT14 of the CPU. If TI-RTOS is not being used, CPU-Timer 2 is available for general use.

CPU-Timer 2 can be clocked by any one of the following:

- SYSCLK (default)
- Internal zero-pin oscillator 1 (INTOSC1)
- Internal zero-pin oscillator 2 (INTOSC2)
- X1 (XTAL)
- AUXPLLCLK

### 6.8.8 Dual-Clock Comparator (DCC)

There are three Dual-Clock Comparators (DCC0, DCC1, and DCC2) on the device. All three DCCs are only accessible through CPU1. The DCC module is used for evaluating and monitoring the clock input based on a second clock, which can be a more accurate and reliable version. This instrumentation is used to detect faults in clock source or clock structures, thereby enhancing the system's safety metrics.

#### 6.8.8.1 Features

The DCC has the following features:

- Allows the application to ensure that a fixed ratio is maintained between frequencies of two clock signals.
- Supports the definition of a programmable tolerance window in terms of the number of reference clock cycles.
- Supports continuous monitoring without requiring application intervention.
- Supports a single-sequence mode for spot measurements.
- Allows the selection of a clock source for each of the counters, resulting in several specific use cases.

#### 6.8.8.2 Mapping of DCCx (DCC0, DCC1, and DCC2) Clock Source Inputs

[Table 6-30](#) is the DCCx Clock Source0 table. [Table 6-31](#) is the DCCx Clock Source1 table.

**Table 6-30. DCCx Clock Source0 Table**

DCCxCLKSRC0[3:0]	CLOCK NAME
0x0	XTAL/X1
0x1	INTOSC1
0x2	INTOSC2
0x5	CPU1.SYSCLK
0x6	CPU2.SYSCLK
0xC	INPUT XBAR (Output16 of input-xbar)
others	Reserved

**Table 6-31. DCCx Clock Source1 Table**

DCCxCLKSRC1[4:0]	CLOCK NAME
0x0	PLLRAWCLK
0x1	AUXPLLRAWCLK
0x2	INTOSC1
0x3	INTOSC2
0x5	CMCLK
0x6	CPU1.SYSCLK
0x7	Ethernet RX Clock (ENET_MII_RX_CLK)
0x8	CPU2.SYSCLK
0x9	Input XBAR (Output15 of the input-xbar)
0xA	AUXCLKIN
0xB	EPWMCLK
0xC	LSPCLK
0xD	Ethercat MII0 RX Clock (ESC_RX0_CLK)
0xE	WDCLK
0xF	CAN0BITCLK
0x17	Ethercat MII1 RX Clock (ESC_RX1_CLK)
others	Reserved

### 6.8.9 Nonmaskable Interrupt With Watchdog Timer (NMIWD)

The NMIWD module is used to handle system-level errors. There is an NMIWD module for each CPU. The conditions monitored are:

- Missing system clock due to oscillator failure
- Uncorrectable ECC error on CPU access to flash memory
- Uncorrectable ECC or parity error on CPU, CLA, or DMA access to RAM
- Parity error on CPU access to ROM
- Vector fetch error on the other CPU
- CRC Fail error from BGCRC module
- Reset request from EtherCAT master or uncorrectable error on access to EtherCAT RAM
- CPU1/CPU2 HWBIST error
- NMI from ERAD module
- CPU1 only: Watchdog or NMI watchdog reset on CPU2
- CPU1 only: NMIWD reset on CM (configurable)

If the CPU does not respond to the latched error condition, then the NMI watchdog will trigger a reset after a programmable time interval. The default time is 65536 SYSCLK cycles.

### 6.8.10 Watchdog

The watchdog module is the same as the one on previous TMS320C2000 devices, but with an optional lower limit on the time between software resets of the counter. This windowed countdown is disabled by default, so the watchdog is fully backwards-compatible.

The watchdog generates either a reset or an interrupt. It is clocked from the internal oscillator with a selectable frequency divider.

Figure 6-8 shows the various functional blocks within the watchdog module.




Figure 6-8. Windowed Watchdog

### 6.8.11 Configurable Logic Block (CLB)

The C2000 configurable logic block (CLB) is a collection of blocks that can be interconnected using software to implement custom digital logic functions or enhance existing on-chip peripherals. The CLB is able to enhance existing peripherals through a set of crossbar interconnections, which provide a high level of connectivity to existing control peripherals such as enhanced pulse width modulators (ePWM), enhanced capture modules (eCAP), and enhanced quadrature encoder pulse modules (eQEP). The crossbars also allow the CLB to be connected to external GPIO pins. In this way, the CLB can be configured to interact with device peripherals to perform small logical functions such as comparators, or to implement custom serial data exchange protocols. Through the CLB, functions that would otherwise be accomplished using external logic devices can now be implemented inside the MCU.

The CLB peripheral is configured through the CLB tool. For more information on the CLB tool, available examples, application reports and users guide, please refer to the following location in your [C2000Ware](#) package (C2000Ware\_2\_00\_00\_03 and higher):

**C2000WARE\_INSTALL\_LOCATION\utilities\clb\_tool\clb\_syscfg\doc**

[CLB Tool User Guide](#)

[How to Design with the C2000™ CLB Application Report](#)

[How to Migrate Custom Logic From an FPGA/CPLD to C2000™ CLB Application Report](#)

The CLB module and its interconnects are shown in [Figure 6-9](#).






Figure 6-9. CLB Overview

Absolute encoder protocol interfaces are now provided as [Position Manager](#) solutions in the C2000Ware MotorControl SDK. Configuration files, application programmer interface (API), and use examples for such solutions are provided with [C2000Ware MotorControl SDK](#). In some solutions, the TI-configured CLB is used with other on-chip resources, such as the SPI port or the C28x CPU, to perform more complex functionality.

## 6.9 Connectivity Manager (CM) Subsystem

The TMS320F2838x supports dual-core C28x architecture along with a new Connectivity Manager subsystem. The CM subsystem is based on the industry-standard 32-bit Arm® Cortex®-M4 CPU and features a wide variety of communication peripherals, including EtherCAT, Ethernet, USB, MCAN (CAN-FD), DCAN, UART, SSI, I2C, and so on. Targeting performance and flexibility, the CM is based on 125-MHz Cortex-M4 architecture and provides a variety of integrated memories as well as multiple programmable GPIOs.

### 6.9.1 Arm Cortex-M4 Processor

The Arm Cortex-M4 processor provides a high-performance, low-cost platform that meets the system requirements of minimal memory implementation, reduced pin count, and low power consumption, while delivering outstanding computational performance and exceptional system response to interrupts.

The Arm Cortex-M4 processor includes the following:

- 32-bit Arm Cortex-M4 architecture optimized for small-footprint embedded applications
- Arm Cortex-M4 CPU can be operated at maximum frequency of 125 MHz
- Arm® Thumb®-2 mixed, 16-/32-bit instruction set delivers the high performance expected of a 32-bit Arm core in a compact memory size usually associated with 8- and 16-bit devices, typically in the range of a few kilobytes of memory for microcontroller-class applications
  - Single-cycle multiply instruction and hardware divide
  - Atomic bit manipulation (bit-banding), delivering maximum memory utilization and streamlined peripheral control
  - Unaligned data access, enabling data to be efficiently packed into memory
- Fast code execution permits slower processor clock or increases sleep mode time
- Harvard architecture characterized by separate buses for instruction and data
- Efficient processor core, system and memories
- Deterministic, high-performance interrupt handling for time-critical applications
- Memory protection unit (MPU) to provide a privileged mode for protected operating system functionality
- Enhanced system debug with extensive breakpoint and trace capabilities

### 6.9.2 Nested Vectored Interrupt Controller (NVIC)

The NVIC multiplexes interrupts from various peripherals into the CM interrupt lines. In essence, the NVIC is the PIE (Peripheral Interrupt Expansion) equivalent for the CM. The features supported by the NVIC are as follows:

- 80 interrupts
- A programmable priority level of 0–7 for each interrupt. A higher level corresponds to a lower priority, so level 0 is the highest interrupt priority.
- Low-latency exception and interrupt handling.
- Level and pulse detection of interrupt signals.
- Dynamic reprioritization of interrupts.
- Grouping of priority values into group priority and subpriority fields.
- Interrupt tail-chaining.
- An external nonmaskable interrupt.

For more information about the NVIC, see the Nested Vectored Interrupt Controller (NVIC) section of the [TMS320F2838x Microcontrollers Technical Reference Manual](#).

### 6.9.3 Advance Encryption Standard (AES) Accelerator

The AES module provides hardware-accelerated data encryption and decryption operations based on a binary key. The AES is a symmetric cipher module that supports a 128-, 192-, or 256-bit key in hardware for encryption and decryption. The AES module is based on a symmetric algorithm, which means that the encryption and decryption keys are identical. To encrypt data means to convert it from plain text to an unintelligible form called cipher text. Decrypting cipher text converts previously encrypted data to its original plain text form. The main features of the AES accelerator are discussed below.

Basic AES encrypt and decrypt operations are supported by:

- Galois/Counter mode (GCM), with basic GHASH operation
- Counter mode with CBC-MAC (CCM)
- XTS mode

The following feedback operating modes are available:

- Electronic code book mode (ECB)
- Cipher block chaining mode (CBC)
- Counter mode (CTR)
- Cipher feedback mode (CFB), 128-bit
- F8 mode
- Key sizes: 128, 192, and 256 bits
- Support for CBC\_MAC and Fedora 9 (F9) authentication modes
- Basic GHASH operation (when selecting no encryption)
- Key scheduling in hardware
- Support for  $\mu$ DMA transfers
- Fully synchronous design

Figure 6-10 shows the AES block diagram.




Figure 6-10. AES Block Diagram

For more information about the AES accelerator, see the Advance Encryption Standard Accelerator (AES) chapter of the [TMS320F2838x Microcontrollers Technical Reference Manual](#).

### 6.9.4 Generic Cyclic Redundancy Check (GCRC) Module

The Generic CRC (GCRC) is a designated Connectivity Manager module for computing the CRC value on a configurable block of memory. It accomplishes this by fetching the specified block of memory and using the integrated CRC engine. The calculated CRC value can be compared against a golden CRC value in software to indicate a pass or fail. In essence, the GCRC can help identify memory faults and corruption in the Conectivity Manager's accessible raw data.

The Generic CRC (GCRC) module has the following features:

- Support for programmable polynomials of any order between 1 and 32
- Calculate a CRC on byte (8-bit), halfword (16-bit), and word (32-bit) data blocks
- Define the endianness and data type of the source data
- Reverse the bit order
- Select which data bits participate in the CRC computation

Figure 6-11 shows the block diagram of the GCRC module.




Figure 6-11. GCRC Block Diagram

### 6.9.5 CM Nonmaskable Interrupt (CMNMI) Module

The CM subsystem has the capability of detecting all serious errors that could occur in the entire system (including all the subsystems), and informing the main CPU core about the errors. An NMI exception to the Cortex-M4 CPU on the CM subsystem will be generated only when at least one or more of the below NMI error sources become active. For more details on each of the sources, see the CM Subsystem NMI Sources section of the [TMS320F2838x Microcontrollers Technical Reference Manual](#).

1. RAM/ROM uncorrectable error
2. Reset request from the EtherCAT
3. Clock failure
4. MCAN uncorrectable error
5. CM windowed watchdog timed out
6. Flash uncorrectable error

All these NMI sources are "OR-ed" to generate the NMI input to the Cortex-M4 NVIC. The NMI triggers a CMNMIWD counter running at the CM subsystem frequency. The CMNMIWD counter will stop counting only if all the pending NMIs are acknowledged by clearing the pending flags in the CMNMIIFLG register. If the pending NMI is not acknowledged before the CMNMIWD counter reaches the value programmed in the NMI Watchdog period register (CMNMIWDPRD), an NMIWD reset is generated to the CM subsystem, which will reset the entire device.

Figure 6-12 shows different sources that can trigger an NMI to the Cortex-M4 on the CM subsystem and the registers associated with them.




Figure 6-12. CM Subsystem NMI Sources and NMIWD

All the NMI sources shown in Figure 6-12 are enabled by default on reset. CMNMIICFG.NMIE is disabled on reset and needs to be enabled by setting it to 1.

For more information about the CMNMI, see the CM Subsystem Non-Maskable Interrupt (CMNMI) Module section of the [TMS320F2838x Microcontrollers Technical Reference Manual](#).

### 6.9.6 Memory Protection Unit (MPU)

The CM subsystem has multiple masters accessing the memory blocks and peripherals. Below is the list of masters on the CM subsystem:

- Cortex-M4
- $\mu$ DMA
- EtherNET DMA

In a multi-master system, it is important to have a protection mechanism to prevent unauthorized access to critical code, data, or peripherals from different masters or threads. This protection mechanism will:

- Prevent a process or a task from accessing memory that is not allocated to it.
- Protect Cortex-M4 code from unintended corruption by other bus masters on the CM subsystem.
- Protect stack corruption by other bus masters on CM systems.

The Cortex-M4 has the ARM native MPU (Cortex-M4 MPU) that provides such protection (see the Memory Protection Unit chapter of the *ARM® Cortex®-M4 Processor Technical Reference Manual*). For other masters ( $\mu$ DMA and Ethernet DMA), a generic memory protection unit (CM-MPU) has been provided, which users can configure based on the use case, to enable the protection. Basically, one MPU for each master is provided to protect the accesses from that master. For more details, see the Memory Controller Module section of the *TMS320F2838x Microcontrollers Technical Reference Manual*.




Figure 6-13. CM Block Diagram

### 6.9.7 Micro Direct Memory Access ( $\mu$ DMA)

The  $\mu$ DMA controller provides a way to offload data transfer tasks from the Arm Cortex-M4 processor, allowing for more efficient use of the processor and the available bus bandwidth. The  $\mu$ DMA controller can perform transfers between memory and peripherals. It has dedicated channels for each supported on-chip module and can be programmed to automatically perform transfers between peripherals and memory when the peripheral is ready to transfer more data.

The  $\mu$ DMA controller provides the following features:

- Arm<sup>®</sup> PrimeCell<sup>®</sup> 32-channel configurable  $\mu$ DMA controller
- Support for memory-to-memory, memory-to-peripheral, and peripheral-to-memory in multiple transfer modes:
  - Basic mode
  - Ping-pong mode
  - Memory scatter-gather mode
  - Peripheral scatter-gather mode
  - Auto request mode
- Highly flexible and configurable channel operation
  - Independently configured and operated channels
  - Dedicated channels for supported on-chip modules
  - Flexible channel assignments
  - One channel each for receive and transmit path for bidirectional modules
  - Dedicated channel for software-initiated transfers
  - Per-channel configurable priority scheme
  - Optional software-initiated requests for any channel
- Two levels of priority
- Data sizes of 8, 16, and 32 bits
- Programmable transfer size in binary steps from 1 to 1024
- Source and destination address increment size of byte, halfword, word, or no increment
- Maskable peripheral requests
- Supports two interrupts:
  - $\mu$ DMA Software interrupt:  $\mu$ DMA generates an interrupt when a software channel completes all its transfers
  - $\mu$ DMA Error interrupt:  $\mu$ DMA generates an interrupt when error is detected on a DMA transfer
- DMA transfers triggered by a peripheral event generates a corresponding peripheral interrupt when DMA completes all its transfers.

Figure 6-14 shows the  $\mu$ DMA block diagram.




Figure 6-14. μDMA Block Diagram



## 6.9.8 Watchdog

The Connectivity Manager (CM) has one watchdog (also referred to as windowed watchdog) timer. The functionality of this watchdog timer is the same as the one used on CPUx subsystems. For details about this module, see the Watchdog Timers section of the System Control chapter in the [TMS320F2838x Microcontrollers Technical Reference Manual](#). Following are some differences in the configuration of the watchdog timer on the CM versus CPUx:

- The Watchdog timer on CM is disabled by default. Software needs to clear the WDDIS bit in the WDCR register to enable the watchdog.
- Whenever the watchdog counter (WDCR) overflows or an incorrect value is written to WDCR[WDCHK], an NMI gets generated (not reset or interrupt such as CPUx watchdog timers) to the CMNMIWD module. If software is not able to service the NMI, then the NMIWD module will trigger a reset to the CM.

The CM watchdog timer counter stops incrementing when the Cortex-M4 is halted during the debug session.

## 6.9.9 CM Clocking

### 6.9.9.1 CM Clock Sources

Table 6-32 lists four possible clock sources. Figure 6-15 provides an overview of the device's clocking system.

**Table 6-32. Possible Reference Clock Sources**

CLOCK SOURCE	MODULES CLOCKED	COMMENTS
INTOSC1	Can be used to provide clock for: <ul style="list-style-type: none"> <li>• Watchdog block</li> <li>• Main PLL</li> <li>• CPU-Timer 2</li> </ul>	Internal oscillator 1. Zero-pin overhead 10-MHz internal oscillator.
INTOSC2 <sup>(1)</sup>	Can be used to provide clock for: <ul style="list-style-type: none"> <li>• Main PLL</li> <li>• Auxiliary PLL</li> <li>• CPU-Timer 2</li> </ul>	Internal oscillator 2. Zero-pin overhead 10-MHz internal oscillator.
XTAL	Can be used to provide clock for: <ul style="list-style-type: none"> <li>• Main PLL</li> <li>• Auxiliary PLL</li> <li>• CPU-Timer 2</li> </ul>	External crystal or resonator connected between the X1 and X2 pins or single-ended clock connected to the X1 pin.
AUXCLKIN	Can be used to provide clock for: <ul style="list-style-type: none"> <li>• Auxiliary PLL</li> <li>• CPU-Timer 2</li> </ul>	Single-ended 3.3-V level clock source. GPIO133/AUXCLKIN pin should be used to provide the input clock.

(1) On reset, internal oscillator 2 (INTOSC2) is the default clock source for both system PLL (OSCCLK) and auxiliary PLL (AUXOSCCLK).




Figure 6-15. Clocking System

### 6.9.10 CM Timers

The Connectivity Manager (CM) has three 32-bit timers that are identical, with 16-bit clock prescaling. These timers operate on CMCLK. The timers have a 32-bit count-down register that generates an interrupt when the counter reaches zero. The counter is decremented at the CPU clock speed divided by the prescale value setting. When the counter reaches zero, it is automatically reloaded with a 32-bit period value.

## 7 Applications, Implementation, and Layout

---

### NOTE

Information in the following sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

---

### 7.1 TI Reference Design

The TI Reference Design Library is a robust reference design library spanning analog, embedded processor, and connectivity. Created by TI experts to help you jump start your system design, all reference designs include schematic or block diagrams, BOMs, and design files to speed your time to market. Search and download designs at [Select TI reference designs](#).

## 8 Device and Documentation Support

### 8.1 Device and Development Support Tool Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all TMS320™ MCU devices and support tools. Each TMS320 MCU commercial family member has one of two prefixes: TMX or TMS (for example, **TMS320F28386D**). Texas Instruments recommends two of three possible prefix designators for its support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (with TMX for devices and TMDX for tools) through fully qualified production devices and tools (with TMS for devices and TMDS for tools).

Device development evolutionary flow:

- TMX** Experimental device that is not necessarily representative of the final device's electrical specifications
- TMS** Fully qualified production device

Support tool development evolutionary flow:

- TMDX** Development-support product that has not yet completed Texas Instruments internal qualification testing
- TMDS** Fully qualified development-support product

TMX devices and TMDX development-support tools are shipped against the following disclaimer: "Developmental product is intended for internal evaluation purposes."


TMS devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (TMX) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, ZWT) and temperature range (for example, S). [Figure 8-1](#) provides a legend for reading the complete device name for any family member.

For device part numbers and further ordering information, see the TI website ([www.ti.com](http://www.ti.com)) or contact your TI sales representative.

For additional description of the device nomenclature markings on the die, see the [TMS320F2838x MCUs Silicon Errata](#).



A. Prefix X is used in orderable part numbers.

Figure 8-1. Device Nomenclature

## 8.2 Markings

Figure 8-2 shows the package symbolization and Table 8-1 lists the silicon revision codes.



Figure 8-2. Package Symbolization

Table 8-1. Revision Identification

SILICON REVISION CODE	SILICON REVISION	REVID <sup>(1)</sup> Address: 0x5D00C	COMMENTS
Blank	0	0x0000 0000	This silicon revision is available as TMX.
A	A	0x0000 0001	This silicon revision is available as TMX and TMS.

(1) Silicon Revision ID

## 8.3 Tools and Software

TI offers an extensive line of development tools. Some of the tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below. To view all available tools and software for C2000™ real-time control MCUs, visit the [C2000 real-time control MCUs – Design & development](#) page.

### Development Tools

#### [F28388D controlCARD for C2000 Real time control development kit](#)

HSEC180 controlCARD development tool for the F2838xD and F2838xS series. controlCARDs are ideal to use for initial evaluation and system prototyping. They are complete board-level modules that provide a low-profile, single-board controller solution.

#### [F28388D Experimenter Kit](#)

The Experimenter Kit is an evaluation bundle that consists of a controlCARD and a TMDSHSECDOCK Baseboard Docking Station. The docking station provides power to the included controlCARD and has a breadboard area for prototyping. Access to the controller's key signals is available using a series of header pins.

### Software Tools

#### [C2000Ware for C2000 MCUs](#)

C2000Ware for C2000 microcontrollers is a cohesive set of development software and documentation designed to minimize software development time. From device-specific drivers and libraries to device peripheral examples, C2000Ware provides a solid foundation to begin development and evaluation. C2000Ware is now the recommended content delivery tool versus controlSUITE™.

#### [Code Composer Studio™ \(CCS\) Integrated Development Environment \(IDE\) for C2000 Microcontrollers](#)

Code Composer Studio is an integrated development environment (IDE) that supports TI's Microcontroller and Embedded Processors portfolio. Code Composer Studio comprises a suite of tools used to develop and debug embedded applications. It includes an optimizing C/C++ compiler, source code editor, project build environment, debugger, profiler, and many other features. The intuitive IDE provides a single user interface taking the user through each step of the application development flow. Familiar tools and interfaces allow users to get started faster than ever before. Code Composer Studio combines the advantages of the Eclipse software framework with advanced embedded debug capabilities from TI resulting in a compelling feature-rich development environment for embedded developers.

#### [Pin mux tool](#)

The Pin Mux Utility is a software tool which provides a Graphical User Interface for configuring pin multiplexing settings, resolving conflicts and specifying I/O cell characteristics for TI MPUs.

#### [F021 Flash Application Programming Interface \(API\)](#)

The F021 Flash Application Programming Interface (API) provides a software library of functions to program, erase, and verify F021 on-chip Flash memory.

#### [UniFlash Standalone Flash Tool](#)

UniFlash is a standalone tool used to program on-chip flash memory through a GUI, command line, or scripting interface.

### Models

Various models are available for download from the product Tools & Software pages. These include I/O Buffer Information Specification (IBIS) Models and Boundary-Scan Description Language (BSDL) Models. To view all available models, visit the Models section of the Tools & Software page for each device, which can be found in [Table 8-2](#).

## Training

To help assist design engineers in taking full advantage of the C2000 microcontroller features and performance, TI has developed a variety of training resources. Utilizing the online training materials and downloadable hands-on workshops provides an easy means for gaining a complete working knowledge of the C2000 microcontroller family. These training resources have been designed to decrease the learning curve, while reducing development time, and accelerating product time to market. For more information on the various training resources, visit the [C2000™ real-time control MCUs – Support & training](#) site.

## 8.4 Documentation Support

To receive notification of documentation updates, navigate to the device product folder on [ti.com](#). In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

The current documentation that describes the processor, related peripherals, and other technical collateral is listed below.

### Errata

[TMS320F2838x MCUs Silicon Errata](#) describes known advisories on silicon and provides workarounds.

### Technical Reference Manual

[TMS320F2838x Microcontrollers Technical Reference Manual](#) details the integration, the environment, the functional description, and the programming models for each peripheral and subsystem in the 2838x microcontrollers.

### CPU User's Guides

[TMS320C28x CPU and Instruction Set Reference Guide](#) describes the central processing unit (CPU) and the assembly language instructions of the TMS320C28x fixed-point digital signal processors (DSPs). This Reference Guide also describes emulation features available on these DSPs.

[TMS320C28x Extended Instruction Sets Technical Reference Manual](#) describes the architecture, pipeline, and instruction set of the TMU, VCU-II, and FPU accelerators.

### Peripheral Guides

[C2000 Real-Time Control Peripherals Reference Guide](#) describes the peripheral reference guides of the 28x DSPs.

### Tools Guides

[TMS320C28x Assembly Language Tools v20.2.0.LTS User's Guide](#) describes the assembly language tools (assembler and other tools used to develop assembly language code), assembler directives, macros, common object file format, and symbolic debugging directives for the TMS320C28x device.

[TMS320C28x Optimizing C/C++ Compiler v20.2.0.LTS User's Guide](#) describes the TMS320C28x C/C++ compiler. This compiler accepts ANSI standard C/C++ source code and produces TMS320 DSP assembly language source code for the TMS320C28x device.

### Application Reports

The [SMT & packaging application notes](#) website lists documentation on TI's surface mount technology (SMT) and application notes on a variety of packaging-related topics.

[Semiconductor Packing Methodology](#) describes the packing methodologies employed to prepare semiconductor devices for shipment to end users.

[Calculating Useful Lifetimes of Embedded Processors](#) provides a methodology for calculating the useful lifetime of TI embedded processors (EPs) under power when used in electronic systems. It is aimed at general engineers who wish to determine if the reliability of the TI EP meets the end system reliability requirement.



[An Introduction to IBIS \(I/O Buffer Information Specification\) Modeling](#) discusses various aspects of IBIS including its history, advantages, compatibility, model generation flow, data requirements in modeling the input/output structures and future trends.

[Serial Flash Programming of C2000™ Microcontrollers](#) discusses using a flash kernel and ROM loaders for serial programming a device.

[Fast Integer Division – A Differentiated Offering From C2000™ Product Family](#) provides an overview of the different division and modulo (remainder) functions and its associated properties.

## 8.5 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

**Table 8-2. Related Links**

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TMS320F28388D	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
TMS320F28386D	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
TMS320F28384D	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
TMS320F28388S	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
TMS320F28386S	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
TMS320F28384S	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>

## 8.6 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

## 8.7 Trademarks

Code Composer Studio, TMS320, controlSUITE, TI E2E are trademarks of Texas Instruments. Arm, Cortex, Thumb, PrimeCell are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

EtherCAT is a registered trademark of Beckhoff Automation GmbH, Germany.

NXP is a trademark of NXP B.V.

Freescale is a registered trademark of NXP USA, INC.

Bosch is a registered trademark of Robert Bosch GmbH.

All other trademarks are the property of their respective owners.

## 8.8 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 8.9 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## 9 Mechanical, Packaging, and Orderable Information

### 9.1 Packaging Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

To learn more about TI packaging, visit the [Packaging information](#) website.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
F28384DZWTS	PREVIEW	NFBGA	ZWT	337	90	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 125	F28384DZWTS	
F28384SZWTS	PREVIEW	NFBGA	ZWT	337	90	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 125	F28384SZWTS	
F28386DZWTS	PREVIEW	NFBGA	ZWT	337	90	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 125	F28386DZWTS	
F28386SZWTS	PREVIEW	NFBGA	ZWT	337	90	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 125	F28386SZWTS	
F28388DZWTS	ACTIVE	NFBGA	ZWT	337	90	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 125	F28388DZWTS	<a href="#">Samples</a>
F28388DZWTSR	ACTIVE	NFBGA	ZWT	337	450	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 125	F28388DZWTS	<a href="#">Samples</a>
F28388SZWTS	PREVIEW	NFBGA	ZWT	337	90	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 125	F28388SZWTS	
F28388SZWTSR	PREVIEW	NFBGA	ZWT	337	450	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 125	F28388SZWTS	
XF28388DZWTS	ACTIVE	NFBGA	ZWT	337	90	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 125	XF28388DZWTS	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




# ZWT0337A

# PACKAGE OUTLINE

## NFBGA - 1.4 mm max height

PLASTIC BALL GRID ARRAY



4223381/A 02/2017

### NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

# EXAMPLE BOARD LAYOUT


ZWT0337A

NFBGA - 1.4 mm max height

PLASTIC BALL GRID ARRAY



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:7X



SOLDER MASK DETAILS  
NOT TO SCALE

4223381/A 02/2017

NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SPRAA99 ([www.ti.com/lit/spraa99](http://www.ti.com/lit/spraa99)).

# EXAMPLE STENCIL DESIGN

ZWT0337A

NFBGA - 1.4 mm max height

PLASTIC BALL GRID ARRAY



SOLDER PASTE EXAMPLE  
BASED ON 0.15 mm THICK STENCIL  
SCALE:7X

4223381/A 02/2017

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html](http://www.ti.com/legal/termsofsale.html)) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2020, Texas Instruments Incorporated