











TAS2505-Q1

SLASEI9-JUNE 2017

# TAS2505-Q1 2.6-W Digital/Analog Input Automotive Class-D Speaker Amplifier With Audio **Processing**

#### **Features**

- Mono Class-D BTL Speaker Amplifier
  - 2.6 W at 10% THD\_N (4 $\Omega$ , 5.5 V)
  - 1.7 W at 10% THD+N (8  $\Omega$ , 5.5 V)
- Supports both Digital and Analog Input
- Single Supply 2.7 V to 5.5 V
- Load Diagnostic Functions:
  - Output-to-GND Short
  - Terminal-to-Terminal Short
  - Output-to-Power Short
  - Over Temperature
- Supports 9-kHz to 96-kHz Sample Rates
- Two Single-Ended Inputs with Output Mixing and Level Control
- **Embedded Power-On-Reset**
- Programmable Digital Audio Processing:
  - **Bass Boost**
  - Treble
  - EQ (up to 6 Biguads)
- I<sup>2</sup>S, Left-Justified, Right-Justified, DSP, and TDM Audio Interfaces
- I<sup>2</sup>C and SPI Control With Auto-Increment
- 24-Pin, VQFN Package

# **Applications**

- Instrument Cluster
- Automotive Emergency Call (eCall)
- **Telematics**

# 3 Description


The TAS2505-Q1 is a mono Class-D speaker amp that supports both Digital and Analog inputs. The device is ideal for automotive instrument cluster, emergency call (eCall), and telematics applications. Direct I<sup>2</sup>S input removes the need for an external DAC in the audio signal path, and the integrated LDO enables single supply operation. In addition to integration, the device features programmable audio processing. The onboard DSP supports bass boost, treble, and EQ (up to 6 biquads). An on-chip PLL provides the high-speed clock needed by the DSP. The volume level is register controlled.

## Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TAS2505	VQFN (24)	4.00 mm × 4.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

## Simplified Block Diagram







# **Table of Contents**

1	Features 1		8.1 Overview	15
2	Applications 1		8.2 Functional Block Diagram	15
3	Description 1		8.3 Feature Description	15
4	Revision History		8.4 Device Functional Modes	17
5	Pin Configuration and Functions		8.5 Register Map	21
6	Specifications	9	Application and Implementation	24
U	6.1 Absolute Maximum Ratings		9.1 Application Information	24
	6.2 ESD Ratings		9.2 Typical Applications	24
	6.3 Recommended Operating Conditions	10	Power Supply Recommendations	27
	6.4 Thermal Information	11	Layout	28
	6.5 Electrical Characteristics		11.1 Layout Guidelines	
	6.6 I <sup>2</sup> S/LJF/RJF Timing in Master Mode		11.2 Layout Example	
	6.7 I <sup>2</sup> S/LJF/RJF Timing in Slave Mode	12	Device and Documentation Support	
	6.8 DSP Timing in Master Mode		12.1 Documentation Support	
	6.9 DSP Timing in Slave Mode		12.2 Receiving Notification of Documentation Updates	
	6.10 I <sup>2</sup> C Interface Timing		12.3 Community Resources	
	6.11 SPI Interface Timing		12.4 Trademarks	
	6.12 Typical Characteristics		12.5 Electrostatic Discharge Caution	
7	Parameter Measurement Information		12.6 Glossary	
		13		
8	Detailed Description		Information	29

# 4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
June 2017	*	Initial release.



# 5 Pin Configuration and Functions

#### RGE Package 24-Pin VQFN Top View



#### Pin Functions

	PIN	TYPE <sup>(1)</sup>	DESCRIPTION
NO.	NAME	TIPE	DESCRIPTION
1	SPI_SEL	1	Selects between SPI and I <sup>2</sup> C digital interface modes; (1 = SPI mode) (0 = I <sup>2</sup> C mode)
2	RST	1	Reset for logic, state machines, and digital filters; asserted LOW.
3	AINL	1	Analog single-ended line left input
4	AINR	1	Analog single-ended line right input
5	NC	0	No Connect (Leave unconnected)
6	AVSS	GND	Analog Ground, 0 V
7	AVDD	PWR	Analog Core Supply Voltage, 1.5 V to 1.95 V, tied internally to the LDO output
8	LDO_SEL	I	Select Pin for LDO; ties to either SPKVDD or SPKVSS
9	SPKM	0	Class-D speaker driver inverting output
10	SPKVDD	PWR	Class-D speaker driver power supply
11	SPKVSS	PWR	Class-D speaker driver power supply ground supply
12	SPKP	0	Class-D speaker driver noninverting output
13	DIN	1	Audio Serial Data Bus Input Data
14	WCLK	I/O	Audio Serial Data Bus Word Clock
15	BCLK	I/O	Audio Serial Data Bus Bit Clock
16	MCLK	1	Master CLK Input / Reference CLK for CLK Multiplier - PLL (On startup PLLCLK = CLKIN)
17	MISO	0	SPI Serial Data Output
18	GPIO/DOUT	I/O/Z	GPIO / Audio Serial Bus Output
19	SCL/SSZ	1	Either I <sup>2</sup> C Input Serial Clock or SPI Chip Select Signal depending on SPI_SEL state
20	SDA/MOSI	I	Either I <sup>2</sup> C Serial Data Input or SPI Serial Data Input depending on SPI_SEL state.

(1) I = Input, O = Output, GND = Ground, PWR = Power, Z = High Impedance





### Pin Functions (continued)

	PIN	TYPE <sup>(1)</sup>	DESCRIPTION
NO.	NAME	IIIE	DESCRIPTION
21	SCLK	I	Serial clock for SPI interface
22	IOVDD	PWR	I/O Power Supply, 1.1 V to 3.6 V
23	DVDD	PWR	Digital Power Supply, 1.65 V to 1.95 V
24	DVSS	GND	Digital Ground, 0 V

# 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

	MIN	MAX	UNIT
AVDD to AVSS	-0.3	2.2	V
DVDD to DVSS	-0.3	2.2	V
SPKVDD to SPKVSS	-0.3	6	V
IOVDD to IOVSS	-0.3	3.9	V
Digital input voltage	IOVSS - 0.3	IOVDD + 0.3	V
Analog input voltage	AVSS - 0.3	AVDD + 0.3	V
Operating temperature	-40	105	°C
Junction temperature, T <sub>J</sub> Max		125	°C
Power dissipation for VQFN package (with thermal pad soldered to board)	(T <sub>J</sub> Max	– T <sub>A</sub> ) / θ <sub>JA</sub>	W
Storage temperature, T <sub>stg</sub>	-55	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
\/	V <sub>(ESD)</sub> Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000	
V(ESD)		Charged-device model (CDM), per AEC Q100-011	±1500	V

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
AVDD <sup>(1)</sup>		Referenced to AVSS <sup>(2)</sup>	1.5	1.8	1.95	
DVDD	Davisa avantuvalta sa	Referenced to DVSS <sup>(2)</sup>	1.65	1.8	1.95	V
SPKVDD <sup>(1)</sup>	Power-supply voltage	Referenced to SPKVSS <sup>(2)</sup>	2.7		5.5	V
IOVDD		Referenced to IOVSS <sup>(2)</sup>	1.1	1.8	3.6	
	Speaker impedance	Load applied across class-D output pins (BTL)	4			Ω
VI	Analog audio full-scale input voltage	AVDD = 1.8 V, single-ended		0.5		$V_{RMS}$
MCLK <sup>(3)</sup>	Master clock frequency	IOVDD = DVDD = 1.8 V			50	MHz
SCL	SCL clock frequency				400	kHz
T <sub>A</sub>	Operating free-air temperature		-40		105	°C

<sup>(1)</sup> To minimize battery-current leakage, the SPKVDD voltage level should not be below the AVDD voltage level.

<sup>(2)</sup> All grounds on board are tied together, so they should not differ in voltage by more than 0.2 V maximum for any combination of ground signals. By use of a wide trace or ground plane, ensure a low-impedance connection between AVSS and DVSS.

<sup>(3)</sup> The maximum input frequency should be 50 MHz for any digital pin used as a general-purpose clock.



# 6.4 Thermal Information

		TAS2505-Q1	
	THERMAL METRIC <sup>(1)</sup>	RGE (QFN)	UNIT
		24 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance	32.2	°C/W
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance	30	°C/W
$\theta_{JB}$	Junction-to-board thermal resistance	9.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	9.2	°C/W
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance	2.2	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 6.5 Electrical Characteristics

At 25°C, AVDD = 1.8 V, IOVDD = 1.8 V, SPKVDD = 3.6 V, DVDD = 1.8 V,  $f_S$  (audio) = 48 kHz, CODEC\_CLKIN = 256 ×  $f_S$ , PLL = Off

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
INTERNA	AL OSCILLATOR—RC_CLK				
	Oscillator frequency		8.48		MHz
DAC DIG	SITAL INTERPOLATION FILTER CH	ARACTERISTICS		1	
See TAS	2505 Application Reference Guide (S	SLAU472) for DAC interpolation filter characteristics.			
DAC OU	TPUT TO CLASS-D SPEAKER OUT	PUT; LOAD = 4 $\Omega$ (DIFFERENTIAL)			
ICN	Idle channel noise	BTL measurement, class-D gain = 6 dB, Measured as idle-channel noise, A-weighted (1) (2)	37		μVms
	Output voltage	BTL measurement, class-D gain = 6 dB, -3-dBFS input	1.4		Vrms
THD+N	Total harmonic distortion + noise	BTL measurement, DAC input = -6 dBFS, class-D gain = 6 dB	-73.9		dB
PSRR	Power-supply rejection ratio	BTL measurement, ripple on SPKVDD = 200 mV <sub>PP</sub> at 1 kHz	55		dB
	Mute attenuation	Mute	103		dB
		SPKVDD = 3.6 V, BTL measurement, CM = 0.9V, class-D gain = 18 dB, THD = 10%	1.1		
		SPKVDD = 4.2 V, BTL measurement, CM = 0.9 V, class-D gain = 18 dB, THD = 10%	1.4		
Po	Maximum output power	SPKVDD = 3.6 V, BTL measurement, CM = 0.9V, class-D gain = 18 dB, THD = 1%	0.8		W
		SPKVDD = 4.2 V, BTL measurement, CM = 0.9V, class-D gain = 18 dB, THD = 1%	1.1		
		SPKVDD = 5.5 V, BTL measurement, CM = 0.9V, class-D gain = 18 dB		2	

<sup>(1)</sup> Ratio of output level with 1-kHz full-scale sine-wave input, to the output level with the inputs short-circuited, measured A-weighted over a 20-Hz to 20-kHz bandwidth using an audio analyzer.

<sup>(2)</sup> All performance measurements done with 20-kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter may result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values.





# **Electrical Characteristics (continued)**

At 25°C, AVDD = 1.8V, IOVDD = 1.8 V, SPKVDD = 3.6 V, DVDD = 1.8 V,  $f_S$  (audio) = 48 kHz, CODEC\_CLKIN = 256 ×  $f_S$ , PLL = Off

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
DAC OUT	TPUT TO CLASS-D SPEAKER OUT	PUT; LOAD = $8 \Omega$ (DIFFERENTIAL)			
ICN	Idle channel noise	BTL measurement, class-D gain = 6 dB, measured as idle-channel noise, A-weighted (1) (2)	35.2		μVms
	Output voltage	BTL measurement, class-D gain = 6 dB, -3-dBFS input	1.4		Vrms
THD+N	Total harmonic distortion + noise	BTL measurement, DAC input = -6 dBFS, class-D gain = 6 dB	-73.6		dB
		SPKVDD = 3.6 V, BTL measurement, CM = 0.9 V, class-D gain = 18 dB, THD = 10%	0.7		
		SPKVDD = 4.2 V, BTL measurement, CM = 0.9 V, class-D gain = 18 dB, THD = 10%	1		
D	Maximum autaut nauce	SPKVDD = 5.5 V, BTL measurement, CM = 0.9 V, class-D gain = 18 dB, THD = 10%	1.7		W
Po	Maximum output power	SPKVDD = 3.6 V, BTL measurement, CM = 0.9 V, class-D gain = 18 dB, THD = 1%	0.5		VV
		SPKVDD = 4.2 V, BTL measurement, CM = 0.9 V, class-D gain = 18 dB, THD = 1%	0.8		
		SPKVDD = 5.5 V, BTL measurement, CM = 0.9 V, class-D gain = 18 dB, THD = 1%	1.3		



# **Electrical Characteristics (continued)**

At 25°C, AVDD = 1.8 V, IOVDD = 1.8 V, SPKVDD = 3.6 V, DVDD = 1.8 V,  $f_S$  (audio) = 48 kHz, CODEC\_CLKIN = 256 ×  $f_S$ , PLL = Off

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG	BYPASS TO CLASS-D SPEAKER	AMPLIFIER				
	Device setup	BTL measurement, driver gain = 6 dB, load = 4 $\Omega$ (differential), 50 pF, input signal frequency fi = 1 KHz				
	Voltage gain	Input common-mode = 0.9 V		4		V/V
	Gain error	-1 dBFS (446 mVrms), 1-kHz input signal		±0.7		dB
ICN	Idle channel noise	Idle channel, IN1L and IN1R ac-shorted to ground, measured as idle-channel noise, A-weighted (1) (2)		32.6		μVms
THD+N	Total harmonic distortion + noise	-1 dBFS (446 mVrms), 1-kHz input signal		-73.7		dB
LOW DR	OPOUT REGULATOR (AVDD)					
		SPKVDD = 2.7 V, page 1, reg 2, D5-D4 = 00, $I_0$ = 50 mA		1.79		V
	AVDD output voltage 1.8 V	$ \begin{array}{c} \mathrm{SPKVDD} = 3.6 \ \mathrm{V, page 1, reg 2, D5\text{-}D4} = 00, \ \mathrm{I_O} = \\ \mathrm{50 \ mA} \end{array} $		1.79		V
		SPKVDD = 5.5 V, page 1, reg 2, D5-D4 = 00, I <sub>O</sub> = 50 mA		1.79		V
	Output voltage accuracy	SPVDD = 2.7 V		±2		%
	Load regulation	SPVDD = 2.7 V, 0 A to 50 mA		7		mV
	Line regulation	Input supply range 2.7 V to 5.5 V		0.6		mV
	Decoupling capacitor		1.0			uF
	Bias current			55		uA
	Noise at 0-A load	A-weighted, 20-Hz to 20-kHz bandwidth		166		uV
	Noise at 50-mA load	A-weighted, 20-Hz to 20-kHz bandwidth		174		uV
SHUTDO	OWN POWER CONSUMPTION		U.			
	Device setup	Power down POR, /RST held low, AVDD = 1.8V, IOVDD = 1.8 V, SPKVDD = 4.2 V, DVDD = 1.8 V				
	I(AVDD)			1.32		μA
	I(DVDD)			0.04		μΑ
	I(IOVDD)			0.68		μΑ
	I(SPKVDD)			2.24		μA
DIGITAL	INPUT/OUTPUT					
Logic fan	nily			CMOS		
V <sub>IH</sub>		I <sub>IH</sub> = 5 μA, IOVDD ≥ 1.6 V	0.7 × IOVDD			V
""		I <sub>IH</sub> = 5 μA, IOVDD < 1.6 V	IOVDD			
V <sub>IL</sub>	Logic level	I <sub>IL</sub> = 5 μA, IOVDD ≥ 1.6 V	-0.3		0.3 × IOVDD	V
IL	Logic level	I <sub>IL</sub> = 5 μA, IOVDD < 1.6 V			0	
V <sub>OH</sub>		I <sub>OH</sub> = 2 TTL loads	0.8 × IOVDD			V
V <sub>OL</sub>		I <sub>OL</sub> = 2 TTL loads			0.25	V
-	Capacitive load			10		pF



# 6.6 I2S/LJF/RJF Timing in Master Mode

All specifications at 25°C, DVDD = 1.8 V<sup>(1)</sup>

PARAMETER			1.8 V	IOVDD = 3.3 V		UNIT
		MIN	MAX	MIN	MAX	
t <sub>d</sub> (WS)	WCLK delay		45		45	ns
t <sub>s</sub> (DI)	DIN setup	8		6		ns
t <sub>h</sub> (DI)	DIN hold	8		6		ns
t <sub>r</sub>	Rise time		25		10	ns
t <sub>f</sub>	Fall time		25		10	ns

<sup>(1)</sup> Il timing specifications are measured at characterization but not tested at final test.

# 6.7 I<sup>2</sup>S/LJF/RJF Timing in Slave Mode

All specifications at 25°C, DVDD = 1.8 V<sup>(1)</sup>

	PARAMETER	IOVDD = 1	1.8 V	IOVDD = 3.3 V		UNIT	
	PARAMETER	MIN	MAX	MIN	MAX	UNII	
t <sub>H</sub> (BCLK)	BCLK high period	35		35		ns	
t <sub>L</sub> (BCLK)	BCLK low period	35		35		ns	
t <sub>s</sub> (WS)	WCLK setup	8		6		ns	
t <sub>h</sub> (WS)	WCLK hold	8		6		ns	
t <sub>s</sub> (DI)	DIN setup	8		6		ns	
t <sub>h</sub> (DI)	DIN hold	8		6		ns	
t <sub>r</sub>	Rise time		4		4	ns	
t <sub>f</sub>	Fall time		4		4	ns	

<sup>(1)</sup> All timing specifications are measured at characterization but not tested at final test.

# 6.8 DSP Timing in Master Mode

All specifications at 25°C, DVDD = 1.8 V<sup>(1)</sup>

	DADAMETED			IOVDD = 3.3 V		UNIT
	PARAMETER	MIN	MAX	MIN	MAX	UNII
t <sub>d</sub> (WS)	WCLK delay		45		45	ns
t <sub>s</sub> (DI)	DIN setup	8		6		ns
t <sub>h</sub> (DI)	DIN hold	8		6		ns
t <sub>r</sub>	Rise time		25		10	ns
t <sub>f</sub>	Fall time		25		10	ns

<sup>(1)</sup> All timing specifications are measured at characterization but not tested at final test.

# 6.9 DSP Timing in Slave Mode

All specifications at 25°C, DVDD = 1.8 V<sup>(1)</sup>

	DADAMETED	IOVDD =	1.8V	IOVDD = 3.3 V		LINUT	
	PARAMETER	MIN	MAX	MIN	MAX	UNIT	
t <sub>H</sub> (BCLK)	BCLK high period	35		35		ns	
t <sub>L</sub> (BCLK)	BCLK low period	35		35		ns	
t <sub>s</sub> (WS)	WCLK setup	8		8		ns	
t <sub>h</sub> (WS)	WCLK hold	8		8		ns	
t <sub>s</sub> (DI)	DIN setup	8		8		ns	
t <sub>h</sub> (DI)	DIN hold	8		8		ns	
t <sub>r</sub>	Rise time		4		4	ns	
t <sub>f</sub>	Fall time		4		4	ns	

(1) All timing specifications are measured at characterization but not tested at final test.

Product Folder Links: TAS2505-Q1

**STRUMENTS** 

www.ti.com SLASEI9 – JUNE 2017

# 6.10 I<sup>2</sup>C Interface Timing

All specifications at 25°C, DVDD = 1.8 V<sup>(1)</sup>

PARAMETER		STAND	STANDARD MODE			FAST MODE			
		MIN	TYP	MAX	MIN	TYP	MAX		
f <sub>SCL</sub>	SCL clock frequency	0		100	0		400	kHz	
t <sub>HD;STA</sub>	Hold time (repeated) START condition. After this period, the first clock pulse is generated.	4			0.8			μS	
t <sub>LOW</sub>	LOW period of the SCL clock	4.7			1.3			μS	
t <sub>HIGH</sub>	HIGH period of the SCL clock	4			0.6			μS	
t <sub>SU;STA</sub>	Setup time for a repeated START condition	4.7			0.8			μS	
t <sub>HD;DAT</sub>	Data hold time for I <sup>2</sup> C bus devices	0		3.45	0		0.9	μS	
t <sub>SU;DAT</sub>	Data setup time	250			100			ns	
t <sub>r</sub>	SDA and SCL rise time			1000	20 + 0.1 C <sub>b</sub>		300	ns	
t <sub>f</sub>	SDA and SCL fall time			300	20 + 0.1 C <sub>b</sub>		300	ns	
t <sub>su;sto</sub>	Set-up time for STOP condition	4			0.8			μS	
t <sub>BUF</sub>	Bus free time between a STOP and START condition	4.7			1.3			μЅ	
C <sub>b</sub>	Capacitive load for each bus line			400			400	pF	

<sup>(1)</sup> All timing specifications are measured at characterization but not tested at final test.

# 6.11 SPI Interface Timing

At 25°C, DVDD = 1.8V

PARAMETER		TEST CONDITION	IOVI	DD=1.8V	IOVDD=3.3V			UNIT
			MIN	TYP MAX	MIN	TYP	MAX	
t <sub>sck</sub>	SCLK period <sup>(1)</sup>		100		50			ns
t <sub>sckh</sub>	SCLK pulse width High		50		25			ns
t <sub>sckl</sub>	SCLK pulse width Low		50		25			ns
t <sub>lead</sub>	Enable lead time		30		20			ns
t <sub>lag</sub>	Enable lag time		30		20			ns
t <sub>d</sub>	Sequential transfer delay		40		20			ns
ta	Slave DOUT access time			40			40	ns
t <sub>dis</sub>	Slave DOUT disable time			40			40	ns
t <sub>su</sub>	DIN data setup time		15		15			ns
t <sub>hi</sub>	DIN data hold time		15		10			ns
t <sub>v;DOUT</sub>	DOUT data valid time			25			18	ns
t <sub>r</sub>	SCLK rise time			4			4	ns
t <sub>f</sub>	SCLK fall time			4			4	ns

<sup>(1)</sup> These parameters are based on characterization and are not tested in production.

SLASEI9 – JUNE 2017 www.ti.com






Figure 1. I<sup>2</sup>S/LJF/RJF Timing in Master Mode




Figure 2. I<sup>2</sup>S/LJF/RJF Timing in Slave Mode

Submit Documentation Feedback






Figure 3. DSP Timing in Master Mode




Figure 4. DSP Timing in Slave Mode

SLASEI9 – JUNE 2017 www.ti.com




Figure 5. I<sup>2</sup>C Interface Timing





Figure 6. SPI Interface Timing Diagram

# 6.12 Typical Characteristics

### 6.12.1 Class D Speaker Driver Performance




Submit Documentation Feedback

Copyright © 2017, Texas Instruments Incorporated




### Class D Speaker Driver Performance (continued)



# TEXAS INSTRUMENTS

#### 6.12.2 HP Driver Performance



## 7 Parameter Measurement Information

All parameters are measured according to the conditions described in the *Specifications* section.

Submit Documentation Feedback

Copyright © 2017, Texas Instruments Incorporated




## 8 Detailed Description

#### 8.1 Overview

TAS2505-Q1 is a low power analog and digital input class-D speaker amplifier. It supports 24-bit digital I2S data for mono playback. This device is able to drive a speaker up to 4  $\Omega$  and programmable digital-signal processing block. The programmable digital-signal processing block can support Bass boost, treble or EQ functions. The volume level can be controlled by register control. The device can be controlled through I<sup>2</sup>C or SPI bus. TAS2505-Q1 also includes an on-board LDO that runs off the speaker power supply to handle all internal device analog and digital power needs. The device also includes two analog inputs for mixing in speaker path.

## 8.2 Functional Block Diagram



## 8.3 Feature Description

#### 8.3.1 Audio Analog I/O

The TAS2505-Q1 features a mono audio DAC. The TAS2505 can drive a speaker up to  $4-\Omega$  impedance.

Copyright © 2017, Texas Instruments Incorporated

# TEXAS INSTRUMENTS

#### **Feature Description (continued)**

#### 8.3.2 Audio DAC and Audio Analog Outputs

The mono audio DAC consists of a digital audio processing block, a digital interpolation filter, a digital delta-sigma modulator, and an analog reconstruction filter. The high oversampling ratio (normally DOSR is between 32 and 128) exhibits good dynamic range by ensuring that the quantization noise generated within the delta-sigma modulator stays outside of the audio frequency band. Audio analog outputs include mono class-D speaker outputs. Because the TAS2505-Q1 contains a mono DAC, it inputs the mono data from the left channel, the right channel, or a mix of the left and right channels as  $[(L + R) \div 2]$ , selected by page 0, register 63, bits D5–D4.

For more detailed information see the TAS2505 Application Reference Guide (SLAU472).

#### 8.3.3 DAC

The TAS2505-Q1 mono audio DAC supports data rates from 8 kHz to 192 kHz. The audio channel of the mono DAC consists of a signal-processing engine with fixed processing blocks, a digital interpolation filter, multibit digital delta-sigma modulator, and an analog reconstruction filter. The DAC is designed to provide enhanced performance at low sampling rates through increased oversampling and image filtering, thereby keeping quantization noise generated within the delta-sigma modulator and observed in the signal images strongly suppressed within the audio band to beyond 20 kHz. To handle multiple input rates and optimize power dissipation and performance, the TAS2505-Q1 allows the system designer to program the oversampling rates over a wide range from 1 to 1024 by configuring page 0, register 13 and page 0 / register 14. The system designer can choose higher oversampling ratios for lower input data rates and lower oversampling ratios for higher input data rates.

The TAS2505-Q1 DAC channel includes a built-in digital interpolation filter to generate oversampled data for the delta-sigma modulator. The interpolation filter can be chosen from three different types, depending on required frequency response, group delay, and sampling rate.

The DAC path of the TAS2505-Q1 features many options for signal conditioning and signal routing:

- Digital volume control with a range of –63.5 to +24 dB
- Mute function

In addition to the standard set of DAC features the TAS2505-Q1 also offers the following special features:

- Digital auto mute
- · Adaptive filter mode

#### 8.3.4 POR

TAS2505-Q1 has a POR (Power-On-Reset) function. This function insures that all registers are automatically set to defaults when a proper power up sequence is executed.

For more detailed information see the TAS2505 Application Reference Guide (SLAU472).

#### 8.3.5 CLOCK Generation and PLL

The TAS2505-Q1 supports a wide range of options for generating clocks for the DAC sections as well as interface and other control blocks. The clocks for the DAC require a source reference clock. This clock can be provided on a variety of device pins, such as the MCLK, BCLK, or GPIO pins. The source reference clock for the codec can be chosen by programming the CODEC\_CLKIN value on page 0, register 4, bits D1–D0. The CODEC\_CLKIN can then be routed through highly-flexible clock dividers shown in Figure 2 through 7 in the TAS2505 Application Reference Guide to generate the various clocks required for the DAC and the Digital Effects section also found in the TAS2505 Application Reference Guide (SLAU472). In the event that the desired audio clocks cannot be generated from the reference clocks on MCLK, BCLK, or GPIO, the TAS2505-Q1 also provides the option of using the on-chip PLL which supports a wide range of fractional multiplication values to generate the required clocks. Starting from CODEC\_CLKIN, the TAS2505-Q1 provides several programmable clock dividers to help achieve a variety of sampling rates for the DAC and clocks for the Digital Effects sections.



www.ti.com SLASEI9 – JUNE 2017

#### **Feature Description (continued)**

For more detailed information see the TAS2505 Application Reference Guide (SLAU472).

### 8.3.6 Speaker Driver

The TAS2505-Q1 has an integrated class-D mono speaker driver (SPKP/SPKM) capable of driving an  $8-\Omega$  or  $4-\Omega$  differential load. The speaker driver can be powered directly from the battery supply (2.7 V to 5.5 V) on the SPKVDD pins; however, the voltage (including spike voltage) must be limited below the absolute maximum voltage of 6 V. The speaker driver is capable of supplying 800 mW per channel with a 3.6-V power supply. Through the use of digital mixing, the device can connect one or both digital audio playback data channels to either speaker driver; this also allows digital channel swapping if needed. The class-D speaker driver can be powered on by writing to page 1, register 45, bit D1. The class-D output-driver gain can be controlled by writing to page 1, register 48, bits D6-D4, and it can be muted by writing to page 1, register 48, bit D6 - D4 = 000.

### 8.3.7 Automotive Diagnostics

The TAS2505-Q1 has **SHORT-CIRCUIT PROTECTION** /OVER CURRENT PROTECTION (OCP) feature for the speaker drivers that is always enabled to provide protection. This protects outputs against **short to ground**, **short to supply** and **short between output terminals**. The output stage shuts down on the over current condition. (Current limiting is not an available option for the higher-current speaker driver output stage.) In case of a short circuit, the output is disabled. **A status flag for OC condition occurrence is provided as a read-only bit on page 1, register 45, bit D1**. The D1 bit is cleared when any of the above short circuit condition happens. If shutdown occurs due to an over current condition, then the device requires a reset to re-enable the output stage. Resetting can be done in two ways. First, the device master reset can be used, which requires either toggling the RST pin or using the software reset. If master reset is used, it resets all of the registers. Second, a dedicated speaker power-stage reset can be used that keeps all of the other device settings. The speaker power-stage reset is done by setting page 1, register 45, bit D1 for SPKP and SPKM. If the fault condition has been removed, then the device returns to normal operation. If the fault is still present, then another shutdown occurs. Repeated resetting (more than three times) is not recommended, as this could lead to overheating. To minimize battery current leakage, the SPKVDD voltage level should not be less than the AVDD voltage level.

The TAS2505 has a **OVER TEMPERATURE PROTECTION (OTP)** feature for the speaker driver which is always enabled to provide protection. If the device is overheated, then the output stops switching. When the device cools down, the output resumes switching. **An over temperature status flag is provided as a read-only bit on page 0, register 45, bit D7**. The OTP feature is for self-protection of the device. If die temperature can be controlled at the system/board level, then over temperature does not occur.

#### 8.4 Device Functional Modes

#### 8.4.1 Digital Pins

Only a small number of digital pins are dedicated to a single function; whenever possible, the digital pins have a default function, and also can be reprogrammed to cover alternative functions for various applications.

The fixed-function pins are  $\overline{RST}$  LDO\_SEL and the SPI\_SEL pin, which are HW control pins. Depending on the state of SPI\_SEL, the two control-bus pins SCL/SSZ and SDA/MOSI are configured for either I<sup>2</sup>C or SPI protocol.

Other digital IO pins can be configured for various functions through register control. An overview of available functionality is given in Multifunction Pins.

#### 8.4.2 Analog Pins

Analog functions can also be configured to a large degree. For minimum power consumption, analog blocks are powered down by default. The blocks can be powered up with fine granularity according to the application needs.

#### 8.4.3 Multifunction Pins

Table 1 shows the possible allocation of pins for specific functions. The PLL input, for example, can be programmed to be any of 4 pins (MCLK, BCLK, DIN, GPIO).



# **Device Functional Modes (continued)**

#### **Table 1. Multifunction Pin Assignments**

		1	2	3	4	5	6	7
	PIN FUNCTION	MCLK	BCLK	WCLK	DIN	GPIO /DOUT	SCLK	MISO
Α	PLL Input	S <sup>(1)</sup>	S <sup>(2)</sup>		Е		S <sup>(3)</sup>	
В	Codec Clock Input	S <sup>(1)</sup> ,D <sup>(4)</sup>	S <sup>(2)</sup>				S <sup>(3)</sup>	
С	I <sup>2</sup> S BCLK input		S <sup>(2)</sup> ,D					
D	I <sup>2</sup> S BCLK output		E <sup>(5)</sup>					
E	I <sup>2</sup> S WCLK input			E, D				
F	I <sup>2</sup> S WCLK output			Е				
G	I <sup>2</sup> S DIN				E, D			
I	General-Purpose Output I					E		
I	General-Purpose Output II							E
J	General-Purpose Input I				Е			
J	General-Purpose Input II					Е		
J	General-Purpose Input III						Е	
K	INT1 output					Е		E
L	INT2 output					Е		Е
M	Secondary I <sup>2</sup> S BCLK input					Е	Е	
N	Secondary I <sup>2</sup> S WCLK input					Е	Е	
0	Secondary I <sup>2</sup> S DIN					E	Е	
P	Secondary I <sup>2</sup> S BCLK OUT					Е		E
Q	Secondary I <sup>2</sup> S WCLK OUT					Е		Е
R	Secondary I <sup>2</sup> S DOUT							Е
S	Aux Clock Output					Е		E

- (1) S<sup>(1)</sup>: The MCLK pin can drive the PLL and Codec Clock inputs **simultaneously**.
- (2) S<sup>(2)</sup>. The BCLK pin can drive the PLL and Codec Clock and audio interface bit clock inputs **simultaneously**.
- (3) S<sup>(3)</sup>: The GPIO/DOUT pin can drive the PLL and Codec Clock inputs **simultaneously**.
- (4) D: Default Function
- (5) E: The pin is **exclusively** used for this function, no other function can be implemented with the same pin. (If GPIO/DOUT has been allocated for General Purpose Output, it cannot be used as the INT1 output at the same time.)

#### 8.4.4 Analog Signals

The TAS2505-Q1 analog signals consist of:

- · Analog inputs AINR and AINL, which can be used to pass-through or mix analog signals to output stages
- Analog outputs class-D speaker driver providing output capability for the DAC, AINR, AINL, or a mix of the three

#### 8.4.4.1 Analog Inputs AINL and AINR

AINL (pin 3 or C2) and AINR (pin 4 or B2) are inputs to Mixer P and Mixer M along with the DAC output. Also AINL and AINR can be configured inputs to HP driver. Page1 / register 12 provides control signals for determining the signals routed through Mixer P, Mixer M and HP driver. Input of Mixer P can be attenuated by Page1 / register 24, input of Mixer M can be attenuated by Page1 / register 25 and input of HP driver can be attenuated by Page1 / register 22. Also AINL and AINR can be configured to a monaural differential input with use Mixer P and Mixer M by Page1 / register 12 setting.

For more detailed information see the TAS2505 Application Reference Guide (SLAU472).

#### 8.4.5 DAC Processing Blocks — Overview

The TAS2505-Q1 implements signal-processing capabilities and interpolation filtering through processing blocks. These fixed processing blocks give users the choice of how much and what type of signal processing they may use and which interpolation filter is applied.

Product Folder Links: TAS2505-Q1

**NSTRUMENTS** 

SLASEI9-JUNE 2017

The choices among these processing blocks allows the system designer to balance power conservation and signal-processing flexibility. Table 2 gives an overview of all available processing blocks of the DAC channel and their properties. The resource-class column gives an approximate indication of power consumption for the digital (DVDD) supply; however, based on the out-of-band noise spectrum, the analog power consumption of the drivers (AVDD) may differ.

The signal-processing blocks available are:

- First-order IIR
- Scalable number of biquad filters

The processing blocks are tuned for common cases and can achieve high image rejection or low group delay in combination with various signal-processing effects such as audio effects and frequency shaping. The available first-order IIR and biquad filters have fully user-programmable coefficients.

PROCESSING BLOCK NO.	INTERPOLATION FILTER	CHANNEL	FIRST-ORDER IIR AVAILABLE	NUMBER OF BIQUADS	RESOURCE CLASS			
PRB_P1	Α	Mono	Yes	6	6			
PRB_P2	Α	Mono	No	3	4			
PRB P3	В	Mono	Yes	6	4			

Table 2. Overview - DAC Predefined Processing Blocks

For more detailed information see the TAS2505 Application Reference Guide (SLAU472).

#### 8.4.6 Digital Mixing and Routing

The TAS2505-Q1 has four digital mixing blocks. Each mixer can provide either mixing or multiplexing of the digital audio data. The first mixer or multiplexer can be used to select input data for the mono DAC from left channel, right channel, or (left channel + right channel) / 2 mixing. This digital routing can be configured by writing to page 0, register 63, bits D5-D4.

#### 8.4.7 Analog Audio Routing

The TAS2505-Q1 has the capability to route the DAC output to the speaker output. If desirable, both output drivers can be operated at the same time while playing at different volume levels. The TAS2505-Q1 provides various digital routing capabilities, allowing digital mixing or even channel swapping in the digital domain. All analog outputs other than the selected ones can be powered down for optimal power consumption.

For more detailed information see the TAS2505 Application Reference Guide (SLAU472).

#### 8.4.8 5V LDO

The TAS2505-Q1 has a built-in LDO which can generate the analog supply (AVDD) also the digital supply (DVDD) from input voltage range of 2.7 V to 5.5 V with high PSRR. If combined power supply current is 50 mA or less, then this LDO can deliver power to both analog and digital power supplies. If the only speaker power supply is present and LDO Select pin is enabled, the LDO can power up without requiring other supplies. This LDO requires a minimum dropout voltage of 300 mV and can support load currents up to 50 mA. For stability reasons the LDO requires a minimum decoupling capacitor of 1 µF (±50%) on the analog supply (AVDD) pin and the digital supply (DVDD) pin. If use this LDO output voltage for the digital supply (DVDD) pin, the analog supply (AVDD) pin connected to the digital supply (DVDD) externally is required.

The LDO is by default powered down for low sleep mode currents and can be enabled driving the LDO\_SELECT pin to SPKVDD (speaker power supply). When the LDO is disabled the AVDD pin is tri-stated and the device AVDD needs to be powered using external supply. In that case the DVDD pin is also tri-stated and the device DVDD needs to be powered using external supply. The output voltage of this LDO can be adjusted to a few different values as given in the Table 3.

**Table 3. AVDD LDO Settings** 

Page-1, Register 2, D(5:4)	LDO Output
00	1.8 V
01	1.6 V

SLASEI9 – JUNE 2017 www.ti.com

Page-1, Register 2, D(5:4)	LDO Output
10	1.7 V
00	1.5 V

For more detailed information see the TAS2505 Application Reference Guide (SLAU472).

## 8.4.9 Digital Audio and Control Interface

## 8.4.9.1 Digital Audio Interface

Audio data is transferred between the host processor and the TAS2505-Q1 via the digital audio data serial interface, or audio bus. The audio bus on this device is flexible, including left- or right-justified data options, support for I<sup>2</sup>S or PCM protocols, programmable data-length options, a TDM mode for multichannel operation, flexible master or slave configurability for each bus clock line, and the ability to communicate with multiple devices within a system directly.

The audio bus of the TAS2505-Q1 can be configured for left- or right-justified, I<sup>2</sup>S, DSP, or TDM modes of operation, where communication with standard telephony PCM interfaces is supported within the TDM mode. These modes are all MSB-first, with data width programmable as 16, 20, 24, or 32 bits by configuring page 0, register 27, bits D5-D4. In addition, the word clock and bit clock can be independently configured in either master or slave mode for flexible connectivity to a wide variety of processors. The word clock is used to define the beginning of a frame, and may be programmed as either a pulse or a square-wave signal. The frequency of this clock corresponds to the maximum of the selected DAC sampling frequencies.

For more detailed information see the TAS2505 Application Reference Guide (SLAU472).

#### 8.4.9.2 Control Interface

The TAS2505-Q1 control interface supports SPI or I<sup>2</sup>C communication protocols, with the protocol selectable using the SPI\_SEL pin. For SPI, SPI\_SEL should be tied high; for I<sup>2</sup>C, SPI\_SEL should be tied low. TI does not recommend changing the state of SPI\_SEL during device operation.

#### 8.4.9.2.1 I2C Control Mode

The TAS2505-Q1 supports the I<sup>2</sup>C control protocol, and will respond to the I<sup>2</sup>C address of 0011 000. I<sup>2</sup>C is a two-wire, open-drain interface supporting multiple devices and masters on a single bus. Devices on the I<sup>2</sup>C bus only drive the bus lines LOW by connecting them to ground; they never drive the bus lines HIGH. Instead, the bus wires are pulled HIGH by pullup resistors, so the bus wires are HIGH when no device is driving them LOW. This way, two devices cannot conflict; if two devices drive the bus simultaneously, there is no driver contention.

### 8.4.9.2.2 SPI Digital Interface

In the SPI control mode, the TAS2505-Q1 uses the pins SCL/SSZ=SSZ, SCLK=SCLK, MISO=MISO, SDA/MOSI=MOSI as a standard SPI port with clock polarity setting of 0 (typical microprocessor SPI control bit CPOL = 0). The SPI port allows full-duplex, synchronous, serial communication between a host processor (the master) and peripheral devices (slaves). The SPI master (in this case, the host processor) generates the synchronizing clock (driven onto SCLK) and initiates transmissions. The SPI slave devices (such as the TAS2505-Q1) depend on a master to start and synchronize transmissions. A transmission begins when initiated by an SPI master. The byte from the SPI master begins shifting in on the slave MOSI pin under the control of the master serial clock (driven onto SCLK). As the byte shifts in on the MOSI pin, a byte shifts out on the MISO pin to the master shift register.

For more detailed information see the TAS2505 Application Reference Guide (SLAU472).

## 8.4.9.3 Device Special Functions

- Interrupt generation
- Flexible pin multiplexing

For more detailed information see the TAS2505 Application Reference Guide (SLAU472).



# 8.5 Register Map

**Table 4. Summary of Register Map** 

Dec	imal	Н	ex	DESCRIPTION
PAGE NO.	REG. NO.	PAGE NO.	REG. NO.	
0	0	0x00	0x00	Page Select Register
0	1	0x00	0x01	Software Reset Register
0	2 - 3	0x00	0x02 - 0x03	Reserved Registers
0	4	0x00	0x04	Clock Setting Register 1, Multiplexers
0	5	0x00	0x05	Clock Setting Register 2, PLL P and R Values
0	6	0x00	0x06	Clock Setting Register 3, PLL J Values
0	7	0x00	0x07	Clock Setting Register 4, PLL D Values (MSB)
0	8	0x00	0x08	Clock Setting Register 5, PLL D Values (LSB)
0	9 - 10	0x00	0x09 - 0x0A	Reserved Registers
0	11	0x00	0x0B	Clock Setting Register 6, NDAC Values
0	12	0x00	0x0C	Clock Setting Register 7, MDAC Values
0	13	0x00	0x0D	DAC OSR Setting Register 1, MSB Value
0	14	0x00	0x0E	DAC OSR Setting Register 2, LSB Value
0	15 - 24	0x00	0x0F - 0x18	Reserved Registers
0	25	0x00	0x19	Clock Setting Register 10, Multiplexers
0	26	0x00	0x1A	Clock Setting Register 11, CLKOUT M divider value
0	27	0x00	0x1B	Audio Interface Setting Register 1
0	28	0x00	0x1C	Audio Interface Setting Register 2, Data offset setting
0	29	0x00	0x1D	Audio Interface Setting Register 3
0	30	0x00	0x1E	Clock Setting Register 12, BCLK N Divider
0	31	0x00	0x1F	Audio Interface Setting Register 4, Secondary Audio Interface
0	32	0x00	0x20	Audio Interface Setting Register 5
0	33	0x00	0x21	Audio Interface Setting Register 6
0	34	0x00	0x22	Reserved Register
0	35 - 36	0x00	0x23 - 0x24	Reserved Registers
0	37	0x00	0x25	DAC Flag Register 1
0	38	0x00	0x26	DAC Flag Register 2
0	39-41	0x00	0x27-0x29	Reserved Registers
0	42	0x00	0x2A	Sticky Flag Register 1
0	43	0x00	0x2B	Interrupt Flag Register 1
0	44	0x00	0x2C	Sticky Flag Register 2
0	45	0x00	0x2D	Reserved Register
0	46	0x00	0x2E	Interrupt Flag Register 2
0	47	0x00	0x2F	Reserved Register
0	48	0x00	0x30	INT1 Interrupt Control Register
0	49	0x00	0x31	INT2 Interrupt Control Register
0	50-51	0x00	0x32-0x33	Reserved Registers
0	52	0x00	0x34	GPIO/DOUT Control Register
0	53	0x00	0x35	DOUT Function Control Register
0	54	0x00	0x36	DIN Function Control Register
0	55	0x00	0x37	MISO Function Control Register
0	56	0x00	0x38	SCLK/DMDIN2 Function Control Register
0	57-59	0x00	0x39-0x3B	Reserved Registers
0	60	0x00	0x3C	DAC Instruction Set
0	61 - 62	0x00	0x3D -0x3E	Reserved Registers




# **Register Map (continued)**

# Table 4. Summary of Register Map (continued)

Dec	imal	н	ex	DESCRIPTION					
PAGE NO.	REG. NO.	PAGE NO.	REG. NO.	DECOME HOR					
0	63	0x00	0x3F	DAC Channel Setup Register 1					
0	64	0x00	0x40	DAC Channel Setup Register 2					
0	65	0x00	0x41	DAC Channel Digital Volume Control Register					
0	66 - 80	0x00	0x42 - 0x50	Reserved Registers					
0	81	0x00	0x42 0x50	Dig_Mic Control Register					
0	82 - 127	0x00	0x51 - 0x7F	Reserved Registers					
1	0	0x00	0x00	Page Select Register					
1	1	0x01	0x01	REF, POR and LDO BGAP Control Register					
1	2	0x01	0x01	LDO Control Register					
1	3	0x01	0x03	Playback Configuration Register 1					
1	4 - 7	0x01	0x04 - 0x07	Reserved Registers					
1	8	0x01	0x08	DAC PGA Control Register					
1	9	0x01	0x09	Output Drivers, AINL, AINR, Control Register					
1	10	0x01	0x0A	Common Mode Control Register					
1	11	0x01	0x0A 0x0B	HP Over Current Protection Configuration Register					
1	12	0x01	0x0C	HP Routing Selection Register					
1	13 - 15	0x01	0x0D - 0x0F	Reserved Registers					
1	16	0x01	0x10	Reserved Registers					
1	17 - 19	0x01	0x11 - 0x13	Reserved Registers					
1	20	0x01	0x14	Reserved Registers					
1	21	0x01	0x15	Reserved Register					
1	22	0x01	0x16	Reserved Registers					
1	23	0x01	0x17	Reserved Register					
1	24	0x01	0x18	AINL Volume Control Register					
1	25	0x01	0x19	AINR Volume Control Register					
1	26 - 44	0x01	0x1A - 0x2C	Reserved Registers					
1	45	0x01	0x2D	Speaker Amplifier Control 1					
1	46	0x01	0x2E	Speaker Volume Control Register					
1	47	0x01	0x2F	Reserved Register					
1	48	0x01	0x30	Speaker Amplifier Volume Control 2					
1	49 - 62	0x01	0x31 - 0x3E	Right MICPGA Positive Terminal Input Routing Configuration Register					
1	64 - 121	0x01	0x40 - 0x79	Reserved Registers					
1	122	0x01	0x7A	Reference Power Up Delay					
1	123 - 127	0x01	0x7B - 0x7F	Reserved Registers					
2 - 43	0 - 127	0x02 - 0x2B	0x00 - 0x7F	Reserved Registers					
44	0	0x2C	0x00	Page Select Register					
44	1	0x2C	0x01	DAC Adaptive Filter Configuration Register					
44	2 - 7	0x2C	0x02 - 0x07	Reserved					
44	8 - 127	0x2C	0x08 - 0x7F	DAC Coefficients Buffer-A C(0:29)					
45 - 52	0	0x2D-0x34	0x00	Page Select Register					
45 - 52	1 - 7	0x2D-0x34	0x01 - 0x07	Reserved.					
45 - 52	8 - 127	0x2D-0x34	0x08 - 0x7F	DAC Coefficients Buffer-A C(30:255)					
53 - 61	0 - 127	0x35 - 0x3D	0x00 - 0x7F	Reserved Registers					
62 - 70	0	0x3E-0x46	0x00	Page Select Register					
62 - 70	1 - 7	0x3E-0x46	0x01 - 0x07	Reserved Registers					







# **Register Map (continued)**

# Table 4. Summary of Register Map (continued)

Decimal		H	ex	DESCRIPTION
PAGE NO.	REG. NO.	PAGE NO.	REG. NO.	
62 - 70	8 - 127	0x3E-0x46	0x08 - 0x7F	DAC Coefficients Buffer-B C(0:255)
71 - 255	0 - 127	0x47 - 0x7F	0x00 - 0x7F	Reserved Registers

SLASEI9 - JUNE 2017 www.ti.com

# **ISTRUMENTS**

# Application and Implementation

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

The TAS2505-Q1 is a digital or analog input Class-D audio power amplifier. This device include an internal LDO that can be used to supply the analog and digital internal supply rails. Below are shown different setups that show the features of the TAS2505-Q1.

## 9.2 Typical Applications

#### 9.2.1 Typical Configuration




Figure 18. Typical Circuit Configuration

Submit Documentation Feedback

# **Typical Applications (continued)**

## 9.2.1.1 Design Requirements

Table 5 shows the design parameters.

**Table 5. Design Parameters** 

PARAMETER	EXAMPLE VALUE
Audio input	Digital Audio (I <sup>2</sup> S), Analog Audio AlNx
Internal LDO	Not used
Speaker	8-Ω or 4-Ω

#### 9.2.1.2 Detailed Design Procedure

In this application, the device is able to use both digital and analog inputs, working in mono output by summing left and right analog inputs and output from DAC and routing this signal into the speaker output.


The internal LDO is not used in this application because the LDO SEL pin is tied to GND. External 1.8-V supply is used to power AVDD and DVDD. IOVDD can be supplied by voltages between 1.1 V and 3.6 V which lets the system to use conventional 1.8-V or 3.3-V supplies. The SPKVDD can be connected to voltages between 2.7 V and 5.5 V, although it is usually supplied by a 5-V voltage.


Decoupling capacitors should be used at all the supply lines. TI recommends using 0.1-µF, 10-µF, and 22-µF capacitors for a better system performance.

Decoupling series capacitors must be used at the analog input.

All grounds are tied together; route analog and digital paths are separated to avoid interference.


## 9.2.1.3 Application Curves






SLASEI9 – JUNE 2017 www.ti.com





# 9.2.2 Circuit Configuration With Internal LDO



Copyright © 2016, Texas Instruments Incorporated

Figure 22. Application Schematics for LDO

6 Submit Documentation Feedback



www.ti.com SLASEI9 – JUNE 2017

#### 9.2.2.1 Design Requirements

Table 6 shows the design parameters.

**Table 6. Design Parameters** 

PARAMETER	EXAMPLE VALUE
Audio input	Digital Audio (I <sup>2</sup> S), Analog Audio AINx
Internal LDO	Used
Speaker	$8-\Omega$ or $4-\Omega$

# 10 Power Supply Recommendations

The TAS2505-Q1 integrates a large amount of digital and analog functionality, and each of these blocks can be powered separately to enable the system to select appropriate power supplies for desired performance and power consumption. The device has separate power domains for digital IO, digital core, analog core, analog input and speaker drivers. If desired, all of the supplies (except for the supplies for speaker drivers, which can directly connect to the battery) can be connected together and be supplied from one source in the range of 1.65 to 1.95 V. Individually, the IOVDD voltage can be supplied in the range of 1.1 V to 3.6 V. For improved power efficiency, the digital core power supply can range from 1.26 V to 1.95 V. The analog core supply can either be derived from the internal LDO accepting an SPKVDD voltage in the range of 2.7 V to 5.5 V, or the AVDD pin can directly be driven with a voltage in the range of 1.5 V to 1.95 V. The speaker driver voltages (SPKVDD) can range from 2.7 V to 5.5 V.

For more detailed information see the TAS2505 Application Reference Guide (SLAU472).

Product Folder Links: TAS2505-Q1

TAS2505-Q1

SLASEI9 – JUNE 2017 www.ti.com

# 11 Layout

## 11.1 Layout Guidelines

- · If the analog input, AINR and AINL, are:
  - Used, analog input traces must be routed symmetrically for true differential performance.
  - Used, do not run analog input traces parallel to digital lines.
  - Used, they must be AC-coupled.
  - Not used, they must be shorted together.
- Use a ground plane with multiple vias for each terminal to create a low-impedance connection to GND for minimum ground noise.
- · Use supply decoupling capacitors.

# 11.2 Layout Example




Figure 23. Layout Diagram

28

NSTRUMENTS



SLASEI9 - JUNE 2017 www.ti.com

## 12 Device and Documentation Support

## 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation see the following:

TAS2505 Application Reference Guide (SLAU472)

## 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 12.6 Glossary

SLYZ022 — TI Glossarv.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.






# **PACKAGE OUTLINE**

# RGE0024K

# **VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.


  3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

SLASEI9-JUNE 2017 www.ti.com

## **EXAMPLE BOARD LAYOUT**

# RGE0024K

VQFN - 1 mm max height PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




## **EXAMPLE STENCIL DESIGN**

# RGE0024K

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# PACKAGE OPTION ADDENDUM

22-Jul-2017

#### **PACKAGING INFORMATION**

www.ti.com

Orderable Device	Status	Package Type	_	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TAS2505TRGERQ1	ACTIVE	VQFN	RGE	24	3000	TBD	Call TI	Call TI	-40 to 105	TAS 2505Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TAS2505-Q1:



# **PACKAGE OPTION ADDENDUM**

22-Jul-2017

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.