HT93LC46 CMOS 1K 3-Wire Serial EEPROM

Features

- · Operating voltage:
 - 2.2V~5.5V for temperature 0°C to +70°C
 - 2.4V~5.5V for temperature -40°C to +85°C
- Low power consumption
 - Operating: 5mA max.
 - Standby: 10μA max.
- · User selectable internal organization
 - 1K(HT93LC46): 128×8 or 64×16
- 3-wire Serial Interface


- Write cycle time: 5ms max.
- Automatic erase-before-write operation
- · Word/chip erase and write operation
- Write operation with built-in timer
- · Software controlled write protection
- 40-year data retention
- 10⁶ rewrite cycles per word
- Industrial temperature range (-40°C to +85°C)
- 8-pin DIP/SOP/TSSOP package

General Description


The HT93LC46 is a 1K-bit low voltage nonvolatile, serial electrically erasable programmable read only memory device using the CMOS floating gate process. Its 1024 bits of memory are organized into 64 words of 16 bits each when the ORG pin is connected to VCC or organized into 128 words of 8 bits each when it is tied to VSS. The device is


optimized for use in many industrial and commercial applications where low power and low voltage operation are essential. By popular microcontroller, the versatile serial interface including chip select (CS), serial clock (SK), data input (DI) and data output (DO) can be easily controlled.

Block Diagram



Pin Assignment







Pin Description

Pin Name	I/O	Description
CS	ı	Chip select input
SK	ı	Serial clock input
DI	I	Serial data input
DO	0	Serial data output
VSS	_	Negative power supply, ground
ORG	ı	Internal Organization When ORG is connected to VDD or ORG is floated, the (\times 16) memory organization is selected. When ORG is tied to VSS, the (\times 8) memory organization is selected. There is an internal pull-up resistor on the ORG pin.
NC	_	No connection
VCC	_	Positive power supply

Absolute Maximum Ratings

Supply Voltage	\dots V _{SS} =0.3V to V _{SS} +6.0V	Storage Temperature	50°C to 125°C
Input Voltage	V_{SS} -0.3V to V_{DD} +0.3V	Operating Temperature	40°C to 85°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics

Symbol	Parameter		Test Conditions	Min.	Tun	Max.	Unit
Symbol	Parameter	V _{CC}	Conditions	IVIIII.	Тур.	IVIAX.	Offic
V _{CC}	Operating Voltage		0°C to +70°C	2.2		5.5	V
v cc	Operating Voltage	_	-40°C to +85°C	2.4		5.5	V
I _{CC1}	Operating Current (TTL)	5V	DO unload, SK=1MHz	_		5	mA
	On another Comment (CMOC)	5V	DO unload, SK=1MHz	_	_	5	mA
I _{CC2}	Operating Current (CMOS)	2.2~5.5V	DO unload, SK=250kHz	_	_	5	mA
I _{STB}	Standby Current (CMOS)	5V	CS=SK=DI=0V	_	_	10	μА
ILI	Input Leakage Current	5V	V _{IN} =V _{SS} ~V _{CC}	0	_	1	μА
I _{LO}	Output Leakage Current	5V	V _{OUT} =V _{SS} ~V _{CC} , CS=0V	0	_	1	μА
\/	Lancet Lance Vallage	5V	_	0	_	0.8	V
V _{IL}	Input Low Voltage	2.2~5.5V	_	0	_	0.1V _{CC}	V
V	land High Maltage	5V	_	2	_	V _{CC}	V
V _{IH}	Input High Voltage	2.2~5.5V	_	0.9V _{CC}	_	V _{CC}	V
\/	Outside Law Vallage	5V	I _{OL} =2.1mA	_	_	0.4	V
V _{OL}	Output Low Voltage	2.2~5.5V	I _{OL} =10μA	_	_	0.2	V
\/			I _{OH} =-400μA	2.4	_	_	V
V _{OH}	Output High Voltage	2.2~5.5V	I _{OH} =-10μA	V _{CC} -0.2	_	_	V
C _{IN}	Input Capacitance	_	V _{IN} =0V, f=250kHz	_	_	5	pF
C _{OUT}	Output Capacitance	_	V _{OUT} =0V, f=250kHz	_	_	5	pF



A.C. Characteristics


Symbol	Parameter	V _{CC} =5	V±10%	V _{CC} =3	V±10%	V _{CC} =	2.2V	Unit
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Onit
f _{SK}	Clock Frequency	0	2000	0	1000	0	500	kHz
tskH	SK High Time	250	_	500	_	1000	_	ns
t _{SKL}	SK Low Time	250		500	_	1000	_	ns
t _{CSS}	CS Setup Time	50	_	100	_	100	_	ns
t _{CSH}	CS Hold Time	0	_	0	_	0	_	ns
t _{CDS}	CS Deselect Time	250		250	_	500	_	ns
t _{DIS}	DI Setup Time	100	_	150	_	200	_	ns
t _{DIH}	DI Hold Time	100		150	_	200	_	ns
t _{PD1}	DO Delay to "1"	_	250	_	500	_	1000	ns
t _{PD0}	DO Delay to "0"	_	250	_	500	_	1000	ns
t _{SV}	Status Valid Time	_	250	_	250	_	250	ns
t _{HZ}	DO Disable Time	_	100	_	200	_	400	ns
t _{PR}	Write Cycle Time	_	5	_	5	_	5	ms

A.C. Test Conditions

Input rise and fall time: 5ns (1V to 2V)


Input and output timing reference levels: 1.5V

Output load: See Figure right



*Including scope and jig

Output Load Circuit





Functional Description

The HT93LC46 is accessed via a three-wire serial communication interface. The device is arranged into 64 words by 16 bits or 128 words by 8 bits depending whether the ORG pin is connected to VCC or VSS. The HT93LC46 contains seven instructions: READ, ERASE, WRITE, EWEN, EWDS, ERAL and WRAL. When the user selectable internal organization is arranged into 64×16 (128×8), these instructions are all made up of 9(10) bits data: 1 start bit, 2 op code bits and 6(7) address bits.

By using the control signal CS, SK and data input signal DI, these instructions can be given to the HT93LC46. These serial instruction data presented at the DI input will be written into the device at the rising edge of SK. During the READ cycle, DO pin acts as the data output and during the WRITE or ERASE cycle, DO pin indicates the BUSY/READY status. When the DO pin is active for read data or as a BUSY/READY indicator the CS pin must be high; otherwise DO pin will be in a high-impedance state. For successful instructions, CS must be low once after the instruction is sent. After power on, the device is by default in the EWDS state. And, an EWEN instruction must be performed before any ERASE or WRITE instruction can be executed. The following are the functional descriptions and timing diagrams of all seven instructions.

READ

The READ instruction will stream out data at a specified address on the DO pin. The data on DO pin changes during the low-to-high edge of SK signal. The 8 bits or 16 bits data stream is preceded by a logical "0" dummy bit. Irrespective of the condition of the EWEN or EWDS instruction, the READ command is always valid and independent of these two instructions. After the data word has been read the internal address will be automatically incremented by 1 allowing the next consecutive data word to be read out without entering further address data. The address will wrap around with CS High until CS returns to LOW.

EWEN/EWDS

The EWEN/EWDS instruction will enable or disable the programming capabilities. At both the power on and power off state the device automatically entered the disable mode. Before a WRITE, ERASE, WRAL or ERAL instruction is given, the programming enable instruction EWEN must be issued, otherwise the ERASE/WRITE instruction is invalid. After the EWEN instruction is issued, the programming enable condition remains until power is turned off or a EWDS instruction is given. No data can be written into the device in the programming disabled state. By so doing, the internal memory data can be protected.

ERASE

The ERASE instruction erases data at the specified addresses in the programming enable mode. After the ERASE op-code and the specified address have been issued, the data erase is activated by the falling edge of CS. Since the internal auto-timing generator provides all timing signals for the internal erase, so the SK clock is not required. During the internal erase, we can verify the busy/ready status if CS is high. The DO pin will remain low but when the operation is over, the DO pin will return to high and further instructions can be executed.

WRITE

The WRITE instruction writes data into the device at the specified addresses in the programming enable mode. After the WRITE op-code and the specified address and data have been issued, the data writing is activated by the falling edge of CS. Since the internal auto-timing generator provides all timing signal for the internal writing, so the SK clock is not required. The auto-timing write cycle includes an automatic erase-before-write capability. So, it is not necessary to erase data before the WRITE instruction. During the internal writing, we can verify the busy/ready status if CS is high. The DO pin will remain low but when the operation is over, the DO pin will return to high and further instructions can be executed.

ERAL

The ERAL instruction erases the entire 64×16 or 128×8 memory cells to logical "1" state in the programming enable mode. After the erase-all instruction set has been issued, the data erase feature is activated by the falling edge of CS. Since the internal auto-timing generator provides all timing signal for the erase-all operation, so the SK clock is not required. During the internal erase-all operation, we can verify the busy/ready status if CS is high. The DO pin will remain low but when the operation is over, the DO pin will return to high and further instruction can be executed.


WRAL

The WRAL instruction writes data into the entire 64×16 or 128×8 memory cells in the programming enable mode. After the write-all instruction set has been issued, the data writing is activated by the falling edge of CS. Since the internal auto-timing generator provides all timing signals for the write-all operation, so the SK clock is not required. During the internal write-all operation, we can verify the busy/ready status if CS is high. The DO pin will remain low but when the operation is over the DO pin will return to high and further instruction can be executed.



Timing Diagrams


READ




* Address pointer automatically cycles to the next word

Mode	(X16)	(X8)
AN	A5	A6
DX	D15	D7


EWEN/EWDS



WRITE




ERASE






ERAL



WRAL



Instruction Set Summary

HT93LC46

Instruction	Comments	Start bit	Op Code	Address ORG=0 ORG=1 X8 X16	Data ORG=0 ORG=1 X8 X16
READ	Read data	1	10	A6~A0 A5~A0	D7~D0 D15~D0
ERASE	Erase data	1	11	A6~A0 A5~A0	_
WRITE	Write data	1	01	A6~A0 A5~A0	D7~D0 D15~D0
EWEN	Erase/Write Enable	1	00	11XXXXX 11XXXX	_
EWDS	Erase/Write Disable	1	00	00XXXXX 00XXXX	_
ERAL	Erase All	1	00	10XXXXX 10XXXX	_
WRAL	Write All	1	00	01XXXXX 01XXXX	D7~D0 D15~D0

Note: "X" stands for "don't care"

Data should be written to the EEPROM in the format (8-bit or 16-bit mode) in which it is to be read.



Package Information

8-pin DIP (300mil) Outline Dimensions








C. mhal	Dimensions in mil				
Symbol	Min.	Nom.	Max.		
А	355	_	375		
В	240	_	260		
С	125	_	135		
D	125	_	145		
E	16	_	20		
F	50	_	70		
G	_	100	_		
Н	295	_	315		
I	_	_	375		



8-pin SOP (150mil) Outline Dimensions









• MS-012


Cymphal	Dimensions in mil				
Symbol	Min.	Nom.	Max.		
Α	228	_	244		
В	150	_	157		
С	12	_	20		
C'	188	_	197		
D	_		69		
E	_	50	_		
F	4	_	10		
G	16	_	50		
Н	7	_	10		
α	0°		8°		



8-pin TSSOP Outline Dimensions








Completed	Dimensions in mm			
Symbol	Min.	Nom.	Max.	
Α	1.05	_	1.20	
A1	0.05	_	0.15	
A2	0.95	_	1.05	
В	_	0.25	_	
С	0.11	_	0.15	
D	2.90	_	3.10	
E	6.20	_	6.60	
E1	4.30	_	4.50	
е	_	0.65	_	
L	0.50	_	0.70	
L1	0.90	_	1.10	
у	_	_	0.10	
θ	0°	_	8°	



Product Tape and Reel Specifications

Reel Dimensions




SOP 8N, TSSOP 8L

Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330.0±1.0
В	Reel Inner Diameter	100.0±1.5
С	Spindle Hole Diameter	13.0 ^{+0.5/-0.2}
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	12.8 ^{+0.3/-0.2}
T2	Reel Thickness	18.2±0.2



Carrier Tape Dimensions



SOP 8N

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	12.0 ^{+0.3/-0.1}
Р	Cavity Pitch	8.0±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	5.5±0.1
D	Perforation Diameter	1.55±0.10
D1	Cavity Hole Diameter	1.50+0.25
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	6.4±0.1
В0	Cavity Width	5.2±0.1
K0	Cavity Depth	2.1±0.1
t	Carrier Tape Thickness	0.30±0.05
С	Cover Tape Width	9.3±0.1

TSSOP 8L

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	12.0 ^{+0.3/-0.1}
Р	Cavity Pitch	8.0±0.1
E	Perforation Position	1.75±0.10
F	Cavity to Perforation (Width Direction)	5.5±0.5
D	Perforation Diameter	1.5 ^{+0.1/-0.0}
D1	Cavity Hole Diameter	1.5 ^{+0.1/-0.0}
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	7.0±0.1
В0	Cavity Width	3.6±0.1
K0	Cavity Depth	1.6±0.1
t	Carrier Tape Thickness	0.300±0.013
С	Cover Tape Width	9.3±0.1



Holtek Semiconductor Inc. (Headquarters)

No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan

Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Taipei Sales Office)

4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan

Tel: 886-2-2655-7070 Fax: 886-2-2655-7373

Fax: 886-2-2655-7383 (International sales hotline)

Holtek Semiconductor Inc. (Shenzhen Sales Office)

5F, Unit A, Productivity Building, No.5 Gaoxin M 2nd Road, Nanshan District, Shenzhen, China 518057

Tel: 86-755-8616-9908, 86-755-8616-9308

Fax: 86-755-8616-9722

Holtek Semiconductor (USA), Inc. (North America Sales Office)

46729 Fremont Blvd., Fremont, CA 94538, USA

Tel: 1-510-252-9880 Fax: 1-510-252-9885 http://www.holtek.com

Copyright © 2009 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.