Data Sheet | June 2000 | File Number 4873

Radiation Hardened, SEGR Resistant N-Channel Power MOSFETs

Intersil Star*Power Rad Hard MOSFETs have been specifically developed for high performance applications in a commercial or military space environment. Star*Power MOSFETs offer the system designer both extremely low $r_{DS(ON)}$ and Gate Charge allowing the development of low loss Power Subsystems. Star*Power FETs combine this electrical capability with total dose radiation hardness up to 300K RADs while maintaining the guaranteed performance for Single Event Effects (SEE) which the Intersil FS families have always featured.

The Intersil portfolio of Star*Power FETs includes a family of devices in various voltage, current and package styles. The Star*Power family consists of Star*Power and Star*Power Gold products. Star*Power FETs are optimized for total dose and $r_{DS(ON)}$ performance while exhibiting SEE capability at full rated voltage up to an LET of 37. Star*Power Gold FETs have been optimized for SEE and Gate Charge providing SEE performance to 80% of the rated voltage for an LET of 82 with extremely low gate charge characteristics.

This MOSFET is an enhancement-mode silicon-gate power field effect transistor of the vertical DMOS (VDMOS) structure. It is specifically designed and processed to be radiation tolerant. The MOSFET is well suited for applications exposed to radiation environments such as switching regulation, switching converters, power distribution, motor drives and relay drivers as well as other power control and conditioning applications. As with conventional MOSFETs these Radiation Hardened MOSFETs offer ease of voltage control, fast switching speeds and ability to parallel switching devices.

Reliability screening is available as either TXV or Space equivalent of MIL-S-19500.

Formerly available as type TA45216W.


Ordering Information

RAD LEVEL	SCREENING LEVEL	PART NUMBER/BRAND
10K	Engineering samples	FSPYE234D1
100K	TXV	FSPYE234R3
100K	Space	FSPYE234R4
300K	TXV	FSPYE234F3
300K	Space	FSPYE234F4

Features


- 9A, 250V, $r_{DS(ON)} = 0.215\Omega$
- UIS Rated
- Total Dose
  - Meets Pre-RAD Specifications to 100K RAD (Si)
  - Rated to 300K RAD (Si)
- Single Event
  - Safe Operating Area Curve for Single Event Effects
  - SEE Immunity for LET of 36MeV/mg/cm^2 with V_{DS} up to 100% of Rated Breakdown and V_{GS} of 10V Off-Bias
- Dose Rate
  - Typically Survives 3E9 RAD (Si)/s at 80% BV_{DSS}
  - Typically Survives 2E12 if Current Limited to I_{AS}
- Photo Current
  - 4.0nA Per-RAD (Si)/s Typically
- Neutron
  - Maintain Pre-RAD Specifications for 1E13 Neutrons/cm^2
  - Usable to 1E14 Neutrons/cm^2

Symbol



Packaging

SMD.5



CAUTION: These devices are sensitive to electrostatic discharge; follow proper ESD Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Intersil and Design is a trademark of Intersil Corporation. | Copyright © Intersil Corporation 2000

Absolute Maximum Ratings $T_C = 25^oC$, Unless Otherwise Specified

		FSPYE234R, FSPYE234F	UNITS
Drain to Source Voltage	V_{DS}	250	V
Drain to Gate Voltage (R_{GS} = 20kΩ)	V_{DGR}	250	V
Continuous Drain Current			
$T_C = 25^oC$	I_D	9	A
$T_C = 100^oC$	I_D	6	A
Pulsed Drain Current	I_{DM}	32	A
Gate to Source Voltage	V_{GS}	±30	V
Maximum Power Dissipation			
$T_C = 25^oC$	P_T	42	W
$T_C = 100^oC$	P_T	17	W
Linear Derating Factor		0.33	$W/^oC$
Single Pulsed Avalanche Current, L = 100µH (See Test Figure)	I_{AS}	30	A
Continuous Source Current (Body Diode)	I_S	9	A
Pulsed Source Current (Body Diode)	I_{SM}	32	A
Operating and Storage Temperature	T_J, T_{STG}	-55 to 150	^oC
Lead Temperature (During Soldering) (Distance >0.063in (1.6mm) from Case, 10s Max)	T_L	300	^oC
Weight (Typical)		1.0 (Typical)	g

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Electrical Specifications $T_C = 25^oC$, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage	BV_{DSS}	I_D = 1mA, V_{GS} = 0V		250	-	-	V
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{GS} = V_{DS}$, I_D = 1mA	$T_C = -55^oC$	-	-	5.5	V
			$T_C = 25^oC$	2.0	-	4.5	V
			$T_C = 125^oC$	1.0	-	-	V
Zero Gate Voltage Drain Current	I_{DSS}	V_{DS} = 200V, V_{GS} = 0V	$T_C = 25^oC$	-	-	25	µA
			$T_C = 125^oC$	-	-	250	µA
Gate to Source Leakage Current	I_{GSS}	V_{GS} = ±30V	$T_C = 25^oC$	-	-	100	nA
			$T_C = 125^oC$	-	-	200	nA
Drain to Source On-State Voltage	$V_{DS(ON)}$	V_{GS} = 12V, I_D = 9A		-	-	1.98	V
Drain to Source On Resistance	$r_{DS(ON)12}$	I_D = 6A, V_{GS} = 12V	$T_C = 25^oC$	-	0.185	0.215	Ω
			$T_C = 125^oC$	-	-	0.413	Ω
Turn-On Delay Time	$t_{d(ON)}$	V_{DD} = 125V, I_D = 9A, R_L = 13.9Ω, V_{GS} = 12V, R_{GS} = 7.5Ω		-	-	20	ns
Rise Time	t_r			-	-	25	ns
Turn-Off Delay Time	$t_{d(OFF)}$			-	-	30	ns
Fall Time	t_f			-	-	15	ns
Total Gate Charge	$Q_{g(12)}$	V_{GS} = 0V to 12V	V_{DD} = 125V, I_D = 9A	-	30	33	nC
Gate Charge Source	Q_{gs}			-	10	12	nC
Gate Charge Drain	Q_{gd}			-	8	10	nC
Gate Charge at 20V	$Q_{g(20)}$	V_{GS} = 0V to 20V		-	45	-	nC
Threshold Gate Charge	$Q_{g(TH)}$	V_{GS} = 0V to 2V		-	3	-	nC
Plateau Voltage	$V_{(PLATEAU)}$	I_D = 9A, V_{DS} = 15V		-	6.5	-	V
Input Capacitance	C_{ISS}	V_{DS} = 25V, V_{GS} = 0V, f = 1MHz		-	1400	-	pF
Output Capacitance	C_{OSS}			-	200	-	pF
Reverse Transfer Capacitance	C_{RSS}			-	8	-	pF
Thermal Resistance Junction to Case	$R_{\theta JC}$			-	-	3.0	$^oC/W$

Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Forward Voltage	V_{SD}	I_{SD} = 9A	-	-	1.2	V
Reverse Recovery Time	t_{rr}	I_{SD} = 9A, dI_{SD}/dt = 100A/µs	-	-	310	ns
Reverse Recovery Charge	Q_{RR}		-	1.9	-	µC

Electrical Specifications up to 300K RAD $T_C = 25^oC$, Unless Otherwise Specified

PARAMETER		SYMBOL	TEST CONDITIONS	MIN	MAX	MIN	MAX	UNITS
				100K RAD		300K RAD		
Drain to Source Breakdown Volts	(Note 3)	BV_{DSS}	V_{GS} = 0, I_D = 1mA	250	-	-	-	V
Gate to Source Threshold Volts	(Note 3)	$V_{GS(TH)}$	V_{GS} = V_{DS}, I_D = 1mA	2.0	4.5	1.5	4.5	V
Gate to Body Leakage	(Notes 2, 3)	I_{GSS}	V_{GS} = ±30V, V_{DS} = 0V	-	100		100	nA
Zero Gate Leakage	(Note 3)	I_{DSS}	V_{GS} = 0, V_{DS} = 200V	-	25		50	µA
Drain to Source On-State Volts	(Notes 1, 3)	$V_{DS(ON)}$	V_{GS} = 12V, I_D = 9A	-	1.98	-	2.97	V
Drain to Source On Resistance	(Notes 1, 3)	$r_{DS(ON)12}$	V_{GS} = 12V, I_D = 6A	-	0.215	-	0.270	Ω

NOTES:

1. Pulse test, 300µs Max.
2. Absolute value.
3. Insitu Gamma bias must be sampled for both V_{GS} = 12V, V_{DS} = 0V and V_{GS} = 0V, V_{DS} = 80% BV_{DSS}.

Single Event Effects (SEB, SEGR) Note 4

TEST	SYMBOL	ENVIRONMENT (NOTE 5)			APPLIED V_{GS} BIAS (V)	(NOTE 6) MAXIMUM V_{DS} BIAS (V)
		ION SPECIES	TYPICAL LET (MeV/mg/cm)	TYPICAL RANGE (µ)		
Single Event Effects Safe Operating Area	SEESOA	Br	37	36	-10	250
		Br	37	36	-15	200
		I	60	32	-2	200
		I	60	32	-8	150
		Au	82	28	0	150
		Au	82	28	-5	100

NOTES:

4. Testing conducted at Brookhaven National Labs.
5. Fluence = 1E5 ions/cm^2 (typical), T = 25^oC.
6. Does not exhibit Single Event Burnout (SEB) or Single Event Gate Rupture (SEGR).

Performance Curves Unless Otherwise Specified




FIGURE 1. SINGLE EVENT EFFECTS SAFE OPERATING AREA




FIGURE 2. TYPICAL SEE SIGNATURE CURVE

Performance Curves Unless Otherwise Specified (Continued)




FIGURE 3. TYPICAL DRAIN INDUCTANCE REQUIRED TO LIMIT GAMMA DOT CURRENT TO I_{AS}




FIGURE 4. MAXIMUM CONTINUOUS DRAIN CURRENT vs TEMPERATURE




FIGURE 5. FORWARD BIAS SAFE OPERATING AREA




FIGURE 6. BASIC GATE CHARGE WAVEFORM




FIGURE 7. TYPICAL NORMALIZED $r_{DS(ON)}$ vs JUNCTION TEMPERATURE




FIGURE 8. TYPICAL OUTPUT CHARACTERISTICS

Performance Curves Unless Otherwise Specified **(Continued)**




FIGURE 9. NORMALIZED MAXIMUM TRANSIENT THERMAL RESPONSE




FIGURE 10. UNCLAMPED INDUCTIVE SWITCHING

Test Circuits and Waveforms




FIGURE 11. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 12. UNCLAMPED ENERGY WAVEFORMS

Test Circuits and Waveforms (Continued)




FIGURE 13. RESISTIVE SWITCHING TEST CIRCUIT




FIGURE 14. RESISTIVE SWITCHING WAVEFORMS

Screening Information

Screening is performed in accordance with the latest revision in effect of MIL-S-19500, (Screening Information Table).

Delta Tests and Limits (JANTXV Equivalent, JANS Equivalent) $T_C = 25^oC$, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS	MAX	UNITS
Gate to Source Leakage Current	I_{GSS}	V_{GS} = ±30V	±20 (Note 7)	nA
Zero Gate Voltage Drain Current	I_{DSS}	V_{DS} = 80% Rated Value	±25 (Note 7)	µA
Drain to Source On Resistance	$r_{DS(ON)}$	$T_C = 25^oC$ at Rated I_D	±20% (Note 8)	Ω
Gate Threshold Voltage	$V_{GS(TH)}$	I_D = 1.0mA	±20% (Note 8)	V

NOTES:

7. Or 100% of Initial Reading (whichever is greater).
8. Of Initial Reading.

Screening Information

TEST	JANTXV EQUIVALENT	JANS EQUIVALENT
Unclamped Inductive Switching	$V_{GS(PEAK)}$ = 20V, L = 0.1mH; Limit = 30A	$V_{GS(PEAK)}$ = 20V, L = 0.1mH; Limit = 30A
Thermal Response	t_H = 10ms; V_H = 25V; I_H = 1A; LIMIT = 74mV	t_H = 10ms; V_H = 25V; I_H = 1A; LIMIT = 74mV
Gate Stress	V_{GS} = 45V, t = 250µs	V_{GS} = 45V, t = 250µs
Pind	Optional	Required
Pre Burn-In Tests (Note 9)	MIL-S-19500 Group A, Subgroup 2 (All Static Tests at 25^oC)	MIL-S-19500 Group A, Subgroup 2 (All Static Tests at 25^oC)
Steady State Gate Bias (Gate Stress)	MIL-STD-750, Method 1042, Condition B V_{GS} = 80% of Rated Value, $T_A = 150^oC$, Time = 48 hours	MIL-STD-750, Method 1042, Condition B V_{GS} = 80% of Rated Value, $T_A = 150^oC$, Time = 48 hours
Interim Electrical Tests (Note 9)	All Delta Parameters Listed in the Delta Tests and Limits Table	All Delta Parameters Listed in the Delta Tests and Limits Table
Steady State Reverse Bias (Drain Stress)	MIL-STD-750, Method 1042, Condition A V_{DS} = 80% of Rated Value, $T_A = 150^oC$, Time = 160 hours	MIL-STD-750, Method 1042, Condition A V_{DS} = 80% of Rated Value, $T_A = 150^oC$, Time = 240 hours
PDA	10%	5%
Final Electrical Tests (Note 9)	MIL-S-19500, Group A, Subgroup 2	MIL-S-19500, Group A, Subgroups 2 and 3

NOTE:

9. Test limits are identical pre and post burn-in.

Additional Tests

PARAMETER	SYMBOL	TEST CONDITIONS	MAX	UNITS
Safe Operating Area	SOA	V_{DS} = 200V, t = 10ms	0.30	A
Thermal Impedance	ΔV_{SD}	t_H = 100ms; V_H = 25V; I_H = 1A	165	mV

Rad Hard Data Packages - Intersil Power Transistors

TXV Equivalent

1. RAD HARD TXV EQUIVALENT - STANDARD DATA PACKAGE

A. Certificate of Compliance

B. Assembly Flow Chart

C. Preconditioning - Attributes Data Sheet

D. Group A - Attributes Data Sheet

E. Group B - Attributes Data Sheet

F. Group C - Attributes Data Sheet

G. Group D - Attributes Data Sheet

2. RAD HARD TXV EQUIVALENT - OPTIONAL DATA PACKAGE

A. Certificate of Compliance

B. Assembly Flow Chart

C. Preconditioning
- Attributes Data Sheet
- Pre and Post Burn-In Read and Record Data

D. Group A - Attributes Data Sheet

E. Group B
- Attributes Data Sheet
- Pre and Post Read and Record Data for Intermittent Operating Life (Subgroup B3)
- Bond Strength Data (Subgroup B3)
- Pre and Post High Temperature Operating Life Read and Record Data (Subgroup B6)

F. Group C
- Attributes Data Sheet
- Pre and Post Read and Record Data for Intermittent Operating Life (Subgroup C6)
- Bond Strength Data (Subgroup C6)

G. Group D
- Attributes Data Sheet
- Pre and Post RAD Read and Record Data

Class S - Equivalents

1. RAD HARD “S” EQUIVALENT - STANDARD DATA PACKAGE

A. Certificate of Compliance

B. Serialization Records

C. Assembly Flow Chart

D. SEM Photos and Report

E. Preconditioning
- Attributes Data Sheet
- HTRB - Hi Temp Gate Stress Post Reverse Bias Data and Delta Data
- HTRB - Hi Temp Drain Stress Post Reverse Bias Delta Data

F. Group A - Attributes Data Sheet

G. Group B - Attributes Data Sheet

H. Group C - Attributes Data Sheet

I. Group D - Attributes Data Sheet

2. RAD HARD MAX. “S” EQUIVALENT - OPTIONAL DATA PACKAGE

A. Certificate of Compliance

B. Serialization Records

C. Assembly Flow Chart

D. SEM Photos and Report

E. Preconditioning
- Attributes Data Sheet
- HTRB - Hi Temp Gate Stress Post Reverse Bias Data and Delta Data
- HTRB - Hi Temp Drain Stress Post Reverse Bias Delta Data
- X-Ray and X-Ray Report

F. Group A
- Attributes Data Sheet
- Subgroups A2, A3, A4, A5 and A7 Data


G. Group B
- Attributes Data Sheet
- Subgroups B1, B3, B4, B5 and B6 Data

H. Group C
- Attributes Data Sheet
- Subgroups C1, C2, C3 and C6 Data

I. Group D
- Attributes Data Sheet
- Pre and Post Radiation Data

SMD.5

3 PAD CERAMIC LEADLESS CHIP CARRIER



SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.112	0.124	2.84	3.15	3
b	0.090	0.100	2.28	2.54	-
D	0.291	0.301	7.39	7.64	-
D_1	0.281	0.291	7.13	7.39	-
D_2	0.070	0.080	1.78	2.03	-
E	0.395	0.405	10.03	10.28	-
E_1	0.220	0.230	5.58	5.84	-
E_2	0.115	0.125	2.92	3.17	-

NOTES:

1. No current JEDEC outline for this package.
2. Controlling dimension: Inch.
3. Measurement prior to pre-solder coating the mounting pads.
4. Revision 4dated 5-00.

All Intersil semiconductor products are manufactured, assembled and tested under **ISO9000** quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site **www.intersil.com**

Sales Office Headquarters

NORTH AMERICA
Intersil Corporation
P. O. Box 883, Mail Stop 53-204
Melbourne, FL 32902
TEL: (321) 724-7000
FAX: (321) 724-7240

EUROPE
Intersil SA
Mercure Center
100, Rue de la Fusee
1130 Brussels, Belgium
TEL: (32) 2.724.2111
FAX: (32) 2.724.22.05

ASIA
Intersil Ltd.
8F-2, 96, Sec. 1, Chien-kuo North,
Taipei, Taiwan 104
Republic of China
TEL: 886-2-2515-8508
FAX: 886-2-2515-8369