




## 20-W MONO CLASS-D AUDIO POWER AMPLIFIER

#### **FEATURES**

- 20 W Into 8-Ω Load From 18-V Supply (10% THD+N)
- Short Circuit Protection (Short to V<sub>CC</sub>, Short to GND, Short Between Outputs)
- Third-Generation Modulation Technique:
  - Replaces Large LC Filter With Small, Low-Cost Ferrite Bead Filter in Most Applications
  - Improved Efficiency
  - Improved SNR
- Low Supply Current: 8 mA Typ at 12 V
- Shutdown Control:  $< 1 \mu A Typ$
- Space-Saving, Thermally-Enhanced PowerPAD™ Packaging

### **APPLICATIONS**

- LCD Monitors/TVs
- Hands-Free Car Kits
- Powered Speakers




#### DESCRIPTION

The TPA3001D1 (sometimes referred to as TPA3001) is a 20-W mono bridge-tied load (BTL) class-D audio power amplifier (class-D amp) with high efficiency, eliminating the need for heat sinks. The TPA3001D1 (TPA3001) can drive 4- $\Omega$  or 8- $\Omega$  speakers with only a ferrite bead filter required to reduce EMI.

The gain of the amplifier is controlled by two input terminals, GAIN1 and GAIN0. This allows the amplifier to be configured for a gain of 12, 18, 23.6, and 36 dB. The differential input stage provides high common mode rejection and improved power supply rejection.

The amplifier also includes depop circuitry to reduce the amount of pop at power-up and when cycling SHUTDOWN.

The TPA3001D1 (TPA3001) is available in the 24-pin thermally enhanced TSSOP package (PWP) which eliminates the need for an external heat sink.



A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.




## **AVAILABLE OPTIONS**(1)

т	PACKAGED DEVICES
I'A	TSSOP (PWP)(2)
–40°C to 85°C	TPA3001D1PWP

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.
- (2) The PWP package is available taped and reeled. To order a taped and reeled part, add the suffix R to the part number (e.g., TPA3001D1PWPR).

#### PWP PACKAGE (TOP VIEW)




#### **Terminal Functions**

TERMI	NAL	I/O	DECEDIPTION
NAME	NO.	1/0	DESCRIPTION
AGND	18, 19		Analog ground terminal
BSN	8	ı	Bootstrap terminal for high-side gate drive of negative BTL output (connect a $0.22$ - $\mu$ F capacitor with a 51- $\Omega$ resistor in series from OUTN to BSN)
BSP	17	ı	Bootstrap terminal for high-side gate drive of positive BTL output (connect a $0.22$ - $\mu$ F capacitor with a $51$ - $\Omega$ resistor in series from OUTP to BSP)
BYPASS	22	I	Connect 1-μF capacitor to ground for BYPASS voltage filtering
COSC	21	I	Connect a 220-pF capacitor to ground to set oscillation frequency
GAIN0	3	I	Bit 0 of gain control (see Table 1 for gain settings)
GAIN1	4	I	Bit 1 of gain control (see Table 1 for gain settings)
INN	1	I	Negative differential input
INP	2	I	Positive differential input
OUTN	10, 11	0	Negative BTL output, connect Schottky diode from PGND to OUTN for short-circuit protection
OUTP	14, 15	0	Positive BTL output, connect Schottky diode from PGND to OUTP for short-circuit protection
PGND	6, 12, 13		Power ground
PV <sub>CC</sub>	9, 16	I	High-voltage power supply (for output stages)
ROSC	20	I	Connect 120 kΩ resistor to ground to set oscillation frequency
SHUTDOWN	5	I	Shutdown terminal (negative logic), TTL compatible, 21-V compliant
V <sub>CC</sub>	24	I	Analog high-voltage power supply
VCLAMP	7	0	Connect 1-µF capacitor to ground to provide reference voltage for H-bridge gates
VREF	23	0	5-V internal regulator for control circuitry (connect a 0.1-μF to 1-μF capacitor to ground)
Thermal Pad	-	-	Connect to AGND and PGND - should be star point for both grounds. Internal resistive connection to AGND. Thermal vias on the PCB should connect this pad to a large copper area on an internal or bottom layer for the best thermal performance. The PAD must be soldered to the PCB for mechanical reliability.



#### **FUNCTIONAL BLOCK DIAGRAM**



#### ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

		UNIT
Supply voltage:	V <sub>CC,</sub> PV <sub>CC</sub>	-0.3 V to 21 V
Load impedance	e, R <sub>L</sub>	≥ 3.6 Ω
	SHUTDOWN	-0.3 V to V <sub>CC</sub> + 0.3 V
Input voltage	GAIN0, GAIN1	-0.3 V to 5.5 V
	INN, INP	-0.3 V to 7 V
Continuous total	power dissipation	See Dissipation Rating Table
Operating free-a	ir temperature range, T <sub>A</sub>	-40°C to 85°C
Operating junction temperature range, T <sub>J</sub>		-40°C to 150°C
Storage temperature range, T <sub>stg</sub>		-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds		260°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### **DISSIPATION RATING TABLE**

PACKAGE	$T_A \le 25^{\circ}C$	DERATING FACTOR	$T_A = 70^{\circ}C$	$T_A = 85^{\circ}C$
PWP	4.16 W	33.33 mW/°C <sup>(1)</sup>	2.67 W	2.16 W

<sup>(1)</sup> The PowerPAD must be soldered to a thermal land on the printed circuit board. Please refer to the *PowerPAD Thermally Enhanced Package* application note (SLMA002).



#### **RECOMMENDED OPERATING CONDITIONS**

		MIN	MAX	UNIT
Supply voltage, V <sub>CC,</sub> PV <sub>CC</sub>	R <sub>L</sub> ≥ 3.6 <sup>(1)</sup>	8	18	V
Load impedance, R <sub>L</sub>		3.6		Ω
High-level input voltage, V <sub>IH</sub>	GAIN0, GAIN1, SHUTDOWN	2		V
Low-level input voltage, V <sub>IL</sub>	GAIN0, GAIN1, SHUTDOWN		0.8	V
Operating free-air temperature, T <sub>A</sub>		-40	85	°C

<sup>(1)</sup> The TPA3001D1 must not be used with any speaker or load (including speaker with output filter) that could vary below 3.6  $\Omega$  over the audio frequency band.

#### **ELECTRICAL CHARACTERISTICS**

 $T_A$ = 25°C,  $PV_{CC}$  =  $V_{CC}$  = 12 V (unless otherwise noted)

	PARAMETERS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
IV/ I	Output offset voltage (measured	V <sub>I</sub> = 0 V, A <sub>V</sub> = 12 dB, 18, 23.6 dB			50	mV
V <sub>os</sub>	differentially)	$V_{I} = 0 V, A_{V} = 36 dB$			100	IIIV
PSRR	Power supply rejection ratio	PV <sub>CC</sub> = 11.5 V to 12.5 V		-73		dB
$ I_{IH} $	High-level input current	$PV_{CC} = 12 \text{ V}, \text{ V}_{I} = PV_{CC}$			1	μΑ
$ I_{IL} $	Low-level input current	$PV_{CC} = 12 \text{ V}, \text{ V}_{I} = 0 \text{ V}$			1	μΑ
		SHUTDOWN = 2.0 V, No load		8	15	mA
I <sub>CC</sub>	Supply current	$\overline{\text{SHUTDOWN}} = \text{V}_{\text{CC}}, \text{ V}_{\text{CC}} = \text{18 V}, \text{ P}_{\text{O}} = \text{20 W}, \text{ R}_{\text{L}} = \text{8}\Omega$		1.3		Α
I <sub>CC(SD)</sub>	Supply current, shutdown mode	SHUTDOWN = 0.8 V		1	2	μΑ
fs	Switching frequency	$R_{OSC}$ = 120 k $\Omega$ , $C_{OSC}$ = 220 pF		250		kHz
r <sub>ds(on)</sub>	Output transistor on resistance (total)	$I_{O} = 1 \text{ A}, T_{J} = 25^{\circ}\text{C}$	0.2	0.3	0.7	Ω
		GAIN1 = 0.8 V, GAIN0 = 0.8 V	10.9	12	12.8	dB
G	Gain	GAIN1 = 0.8 V, GAIN0 = 2 V	17.1	18	18.5	dB
	Galli	GAIN1 = 2 V, GAIN0 = 0.8 V	23	23.6	24.3	dB
		GAIN1 = 2 V, GAIN0 = 2 V	33.9	36	36.5	dB

### **OPERATING CHARACTERISTICS**

 $PV_{CC} = V_{CC} = 12 \text{ V}, T_A = 25^{\circ}C$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT	
	Continuous output power at 10%	$f = 1 \text{ kHz}, R_L = 4 \Omega$	12.8			
В	THD+N	$f = 1 \text{ kHz}, R_L = 8 \Omega$	9		14/	
Po	Continuous output power at 1%	$f = 1 \text{ kHz}, R_L = 4 \Omega$	10.3		W	
	THD+N	$f = 1 \text{ kHz}, R_L = 8 \Omega$	7.2		İ	
THD + N	Total harmonic distortion plus noise	$P_O = 10 \text{ W}, R_L = 4 \Omega, f = 20 \text{ Hz to } 20 \text{ kHz}$	0.2%			
B <sub>OM</sub>	Maximum output power bandwidth	THD = 1%	20		kHz	
k <sub>SVR</sub>	Supply ripple rejection ratio	$f = 1 \text{ kHz}, C_{(BYPASS)} = 1 \mu F$	-70		dB	
SNR	Signal-to-noise ratio	$P_O = 10 \text{ W}, R_L = 4 \Omega$	95		dB	
		$C_{(BYPASS)} = 1 \mu F$ , f = 20 Hz to 22 kHz,No weighting	86		$\mu V (\text{rms})$	
V	Naise autout valtage	filter used, Gain = 12 dB	-81		dBV	
V <sub>n</sub>	Noise output voltage	C <sub>(BYPASS)</sub> = 1 μF, f = 20 Hz to 22 kHz,A-weighted filter, Gain = 12 dB	66		μV(rms)	
		filter, Gain = 12 dB	-84		dBV	
Z <sub>i</sub>	Input impedance	See Table 1, page 21	>23		kΩ	



## **OPERATING CHARACTERISTICS**

 $PV_{CC} = V_{CC} = 18 \text{ V}, T_A = 25^{\circ}C \text{ (unless otherwise noted)}$ 

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT	
	Output power at 100/ TUD N	$f = 1 \text{ kHz}, R_L = 4 \Omega$	12.8			
D	Output power at 10% THD+N	$f = 1 \text{ kHz}, R_L = 8 \Omega$	20		14/	
Po	Output power at 19/ TUD N	$f = 1 \text{ kHz}, R_L = 4 \Omega$	10.3		W	
	Output power at 1% THD+N	$f = 1 \text{ kHz}, R_L = 8 \Omega$	16			
TUD : N	Total harmonic distortion plus poiss	$P_{O} = 15 \text{ W}, R_{L} = 8\Omega, f = 20 \text{ Hz to } 20 \text{ kHz}$	1%			
THD + N	Total harmonic distortion plus noise	$P_O = 2 \text{ W}, R_L = 8\Omega, f = 20 \text{ Hz to } 20 \text{ kHz}$	0.3%			
B <sub>OM</sub>	Maximum output power bandwidth	THD = 1%	20		kHz	
k <sub>SVR</sub>	Supply ripple rejection ratio	$f = 1 \text{ kHz}, C_{\text{BYPASS}} = 1 \mu\text{F}$	-70		dB	
SNR	Signal-to-noise ratio	$P_{O} = 15 \text{ W}, R_{L} = 8 \Omega$	102		dB	
		$C_{(BYPASS)} = 1 \mu F$ , f = 20 Hz to 20 kHz, No weighting	86		μV(rms)	
		filter used, Gain = 12 dB	-81		dBV	
V <sub>n</sub>	Noise output voltage	$C_{(BYPASS)} = 1 \mu F$ , f = 20 Hz to 22 kHz, A-weighted	66		μV(rms)	
		filter, Gain = 12 dB	84		dBV	
Zi	Input impedance	See Table 1, page 21	>23		kΩ	

### **TYPICAL CHARACTERISTICS**

## **Table of Graphs**

			FIGURE
	Efficiency	vs Output power	1
Po	Output power	vs Load Impedance	2, 3, 4
I <sub>CC</sub>	Supply current	C. male alta a a	5
I <sub>CC(SD)</sub>	Shutdown current	vs Supply voltage	6
THD+N	Total harmonic distortion + noise	vs Output power	7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18
		vs Frequency	19, 20, 21, 22, 23, 24, 25
k <sub>SVR</sub>	Supply voltage rejection ratio		26
	Gain and phase	vs Frequency	27
CMRR	Common-mode rejection ratio		28
V <sub>IO</sub>	Input offset voltage	vs Common-mode input voltage	29







Figure 1.



VS LOAD IMPEDANCE

21

19

17

N 15

VCC = 15 V

VCC = 15 V

VCC = 12 V

QO 9

7

T<sub>A</sub> = 25°C,
10% THD Maximum

5

3.6 4

5

6

**MAXIMUM OUPUT POWER** 

Load Impedance –  $\Omega$  Figure 2.

7

8

9

10





Figure 4.





## TOTAL HARMONIC DISTORTION PLUS NOISE vs OUTPUT POWER





Figure 7.



## TOTAL HARMONIC DISTORTION PLUS NOISE VS OUTPUT POWER




Figure 8.



## TOTAL HARMONIC DISTORTION PLUS NOISE vs OUTPUT POWER




Figure 9.

TOTAL HARMONIC DISTORTION PLUS NOISE

vs OUTPUT POWER




Figure 10.

## TOTAL HARMONIC DISTORTION PLUS NOISE vs OUTPUT POWER




Figure 11.

## TOTAL HARMONIC DISTORTION PLUS NOISE vs OUTPUT POWER




Figure 12.

TOTAL HARMONIC DISTORTION PLUS NOISE

vs OUTPUT POWER



## TOTAL HARMONIC DISTORTION PLUS NOISE vs OUTPUT POWER




Figure 13.




Figure 14.

## TOTAL HARMONIC DISTORTION PLUS NOISE vs OUTPUT POWER




Figure 15.

## TOTAL HARMONIC DISTORTION PLUS NOISE vs OUTPUT POWER





Figure 16.




## TOTAL HARMONIC DISTORTION PLUS NOISE vs OUTPUT POWER



#### Figure 17.

## TOTAL HARMONIC DISTORTION PLUS NOISE vs FREQUENCY



## TOTAL HARMONIC DISTORTION PLUS NOISE vs OUTPUT POWER




Figure 18.

## TOTAL HARMONIC DISTORTION PLUS NOISE vs FREQUENCY




Figure 20.








Figure 21.

## TOTAL HARMONIC DISTORTION PLUS NOISE vs FREQUENCY




Figure 22.

## TOTAL HARMONIC DISTORTION PLUS NOISE vs FREQUENCY




Figure 23.

# TOTAL HARMONIC DISTORTION PLUS NOISE VS FREQUENCY




Figure 24.



## TOTAL HARMONIC DISTORTION PLUS NOISE vs FREQUENCY




Figure 25.

#### **GAIN AND PHASE** vs FREQUENCY 14 30 20 Gain 12 10 0 10 -10 Gain – dB 9 & Phase -40 -50 -60 $V_{CC} = 8 V$ 2 $R_L = 8 \Omega$ -70 Gain = 12 dB 0 -80 100 10k 100k 20 1k

Figure 27.

f - Frequency - Hz

## SUPPLY VOLTAGE REJECTION RATIO VS FREQUENCY




Figure 26.

## COMMON-MODE REJECTION RATIO vs FREQUENCY




Figure 28.



# INPUT OFFSET VOLTAGE vs COMMON-MODE INPUT VOLTAGE




Figure 29.



#### **APPLICATION INFORMATION**

#### APPLICATION CIRCUIT




Figure 30. Typical Application Circuit

#### **CLASS-D OPERATION**

This section focuses on the class-D operation of the TPA3001D1.

#### TRADITIONAL CLASS-D MODULATION SCHEME

The traditional class-D modulation scheme, which is used in the TPA032D0x family, has a differential output where each output is 180 degrees out of phase and changes from ground to the supply voltage,  $V_{CC}$ . Therefore, the differential prefiltered output varies between positive and negative  $V_{CC}$ , where filtered 50% duty cycle yields 0 V across the load. The traditional class-D modulation scheme with voltage and current waveforms is shown in Figure 31. Note that even at an average of 0 V across the load (50% duty cycle), the current to the load is high, causing high loss, thus causing a high supply current.






Figure 31. Traditional Class-D Modulation Scheme's Output Voltage and Current Waveforms Into an Inductive Load With No Input

#### **TPA3001D1 MODULATION SCHEME**

The TPA3001D1 uses a modulation scheme that still has each output switching from ground to  $V_{CC}$ . However, OUTP and OUTN are now in phase with each other with no input. The duty cycle of OUTP is greater than 50% and OUTN is less than 50% for positive output voltages. The duty cycle of OUTP is less than 50% and OUTN is greater than 50% for negative output voltages. The voltage across the load is 0 V throughout most of the switching period, greatly reducing the switching current, which reduces any  $I^2R$  losses in the load. (See Figure 32 on the following page.)






Figure 32. The TPA3001D1 Output Voltage and Current Waveforms Into an Inductive Load

#### MAXIMUM ALLOWABLE OUTPUT POWER (SAFE OPERATING AREA)

The TPA3001D1 can drive load impedances as low as  $3.6~\Omega$  from power supply voltages ranging from 8~V to 18~V. To prevent device failure, however, the output power of the TPA3001D1 must be limited. Figure 33 shows the maximum allowable output power versus load impedance for three power supply voltages at an ambient temperature of  $25^{\circ}$ C. (For ambient temperatures of  $45^{\circ}$ C and  $60^{\circ}$ C, see Figures 3 and 4 on page 6.)






Figure 33. Output Power

### driving a low-impedance load from a high power supply voltage

When driving low-impedance loads (e.g., a  $4-\Omega$  speaker), the output power can be limited by reducing the maximum audio input signal level or by reducing the gain of the TPA3001D1. The maximum input voltage may be calculated with Equation 1.

$$V_{in(pp),max} = \frac{\sqrt{8P_{O(avg),max} \times R_{L}}}{A_{V}}$$

where

 $P_{O(avg), max} = maximum continuous output power (W)$ 

$$R_L$$
 = load impedance ( $\Omega$ )  
 $A_V$  = voltage gain (V/V) =  $\left(\frac{G(dB)}{20}\right)$ 

For example, consider an application in which the TPA3001D1 drives a 4- $\Omega$  speaker from an 18-V power supply. The gain is selected to be 18 dB. The maximum allowable output power for a 4- $\Omega$  load impedance is 12.8 W. From Equation 1, the input voltage must not exceed 2.54  $V_{DD}$ .

In this same example, however, if the maximum output voltage of audio signal source is 5  $V_{pp}$ , then the gain of the TPA3001D1 should be reduced to 12 dB to eliminate the need for limiting the input signal.

The input voltage may be limited using a variety of methods, depending on what is known about the audio signal source. If the maximum output voltage of the source is known, a resistive voltage divider in conjunction with proper TPA3001D1 gain selection may be used to prevent distortion. If the maximum audio source voltage is unknown, diodes may be used to clamp the input voltage, at the cost of distortion when the input signal level exceeds the required clamping voltage.

#### DRIVING THE OUTPUT INTO CLIPPING

The output of the TPA3001D1 may be driven into clipping to attain a higher output power than is possible with no distortion. Clipping is typically quantified by a THD measurement of 10%. The amount of additional power into the load may be calculated with Equation 2.

(1)



$$P_{O(10\% \text{ THD})} = P_{O(1\% \text{ THD})} \times 1.25$$
 (2)

For example, consider an application in which the TPA3001D1 drives an  $8-\Omega$  speaker from an 18-V power supply. The maximum output power with no distortion (less than 1% THD) is 16 W, which corresponds to a maximum peak output voltage of 16 V. For the same output voltage level driven into clipping (10% THD), the output power is increased to 20 W.

#### **OUTPUT FILTER CONSIDERATIONS**

A ferrite bead filter (shown in Figure 34) should be used in order to pass FCC and/or CE radiated emissions specifications and if a frequency sensitive circuit operating higher than 1 MHz is nearby. The ferrite filter reduces EMI around 1 MHz and higher (FCC and CE only test radiated emissions greater than 30 MHz). When selecting a ferrite bead, choose one with high impedance at high frequencies, but very low impedance at low frequencies.

Use an additional LC output filter if there are low frequency (<1 MHz) EMI sensitive circuits and/or there are long wires (greater than 11 inches) from the amplifier to the speaker, as shown in Figure 35 and Figure 36.




Figure 34. Typical Ferrite Chip Bead Filter (Chip bead example: Fair-Rite 2512067007Y3)




Figure 35. Typical LC Output Filter for 4-Ω Speaker, Cutoff Frequency of 27 kHz




Figure 36. Typical LC Output Filter for 8-Ω Speaker, Cutoff Frequency of 27 kHz



#### SHORT-CIRCUIT PROTECTION

The TPA3001D1 has short circuit protection circuitry on the outputs that prevents damage to the device during output-to-output shorts, output-to-GND shorts, and output-to- $V_{CC}$  shorts. When a short-circuit is detected on the outputs, the part immediately disables the output drive and enters into shutdown mode. This is a latched fault and must be reset by cycling the voltage on the  $\overline{SHUTDOWN}$  pin to a logic low and back to the logic high state for normal operation. This will clear the short-circuit flag and allow for normal operation if the short was removed. If the short was not removed, the protection circuitry will again activate.

Two Schottky diodes are required to provide short-circuit protection. The diodes should be placed as close to the TPA3001D1 as possible, with the anodes connected to PGND and the cathodes connected to OUTP and OUTN as shown in the application circuit schematic. The diodes should have a forward voltage rating of 0.5 V at a minimum of 1-A output current and a DC blocking voltage rating of at least 30 V. The diodes must also be rated to operate at a junction temperature of 150°C.

If short-circuit protection is not required, the Schottky diodes may be omitted.

#### THERMAL PROTECTION

Thermal protection on the TPA3001D1 prevents damage to the device when the internal die temperature exceeds  $150^{\circ}$ C. There is a  $\pm 15^{\circ}$ C tolerance on this trip point from device to device. Once the die temperature exceeds the thermal set point, the device enters into the shutdown state and the outputs are disabled. This is not a latched fault. The thermal fault is cleared once the temperature of the die is reduced by  $15^{\circ}$ C. The device begins normal operation at this point with no external system interaction.

#### THERMAL CONSIDERATION: OUTPUT POWER AND MAXIMUM AMBIENT TEMPERATURE

To calculate the maximum ambient temperature, Equation 3 may be used:

$$T_{Amax} = T_{Jmax} - \Theta_{JA}P_{Dissipated}$$
 (3)

where:  $T_{lmax} = 150^{\circ}C$ 

 $\theta_{1\Delta} = 1 / \text{derating factor} = 1 / 0.03333 = 30^{\circ} \text{C/W}$ 

(The derating factor for the 24-pin PWP package is given in the dissipation rating table on page 3.)

To estimate the power dissipation, Equation 4 may be used:

$$P_{Dissipated} = P_{O(average)} \times ((1/Efficiency) - 1)$$
 (4)

Efficiency =  $\sim$ 85% for an 8- $\Omega$  load

=  $\sim$ 75% for a 4- $\Omega$  load

Example. What is the maximum ambient temperature for an application that requires the TPA3001D1 to drive 10 W into an  $8-\Omega$  speaker?

$$P_{Dissipated} = 10 \text{ W x } ((1 / 0.85) - 1) = 1.76 \text{ W}$$

$$T_{Amax} = 150^{\circ}C - (30^{\circ}C/W \times 1.76 W) = 97.2^{\circ}C$$

This calculation shows that the TPA3001D1 can drive 10 W into an  $8-\Omega$  speaker up to the absolute maximum ambient temperature rating of  $85^{\circ}$ C, which must never be exceeded. Also, refer to Figures 2, 3, and 4 to determine the minimum load impedance for the desired output power.

#### **GAIN SETTING VIA GAIN0 AND GAIN1 INPUTS**

The gain of the TPA3001D1 is set by two input terminals, GAIN0 and GAIN1.

The gains listed in Table 1 are realized by changing the taps on the input resistors inside the amplifier. This causes the input impedance  $(Z_i)$  to be dependent on the gain setting. The actual gain settings are controlled by ratios of resistors, so the gain variation from part-to-part is small. However, the input impedance may shift by 30% due to shifts in the actual resistance of the input resistors.



(6)

#### **APPLICATION INFORMATION (continued)**


For design purposes, the input network (discussed in the next section) should be designed assuming an input impedance of 23 k $\Omega$ , which is the absolute minimum input impedance of the TPA3001D1. At the lower gain settings, the input impedance could increase as high as 313 k $\Omega$ .

**Table 1. Gain Settings** 

GAIN1	GAIN0	AMPLIFIER GAIN (dB) TYP	INPUT IMPEDANCE (kΩ)  TYP
0	0	12	241
0	1	18	168
1	0	23.6	104
1	1	36	33

#### **INPUT RESISTANCE**

Each gain setting is achieved by varying the input resistance of the amplifier, which can range from its smallest value to over six times that value. As a result, if a single capacitor is used in the input high-pass filter, the -3dB or cutoff frequency also changes by over six times.




The -3-dB frequency can be calculated using Equation 5. Use Table 1 for Z<sub>i</sub> values.

$$f = \frac{1}{2\pi Z_i C_i} \tag{5}$$

### INPUT CAPACITOR, Ci

In the typical application an input capacitor  $(C_i)$  is required to allow the amplifier to bias the input signal to the proper dc level for optimum operation. In this case,  $C_i$  and the input impedance of the amplifier  $(Z_i)$  form a high-pass filter with the corner frequency determined in Equation 6.

$$f_{C} = \frac{1}{2\pi Z_{i}C_{i}}$$



The value of  $C_i$  is important, as it directly affects the bass (low frequency) performance of the circuit. Consider the example where  $Z_i$  is 241 k $\Omega$  and the specification calls for a flat bass response down to 20 Hz. Equation 6 is reconfigured as Equation 7.



$$C_{i} = \frac{1}{2\pi Z_{i} f_{c}} \tag{7}$$

In this example,  $C_i$  is 33 nF, so one would likely choose a value of 0.1  $\mu$ F as this value is commonly used. If the gain is known and will be constant, use  $Z_i$  from Table 1 to calculate  $C_i$ . A further consideration for this capacitor is the leakage path from the input source through the input network ( $C_i$ ) and the feedback network to the load. This leakage current creates a dc offset voltage at the input to the amplifier that reduces useful headroom, especially in high gain applications. For this reason a low-leakage tantalum or ceramic capacitor is the best choice. When polarized capacitors are used, the positive side of the capacitor should face the amplifier input in most applications as the dc level there is held at 2.5 V, which is likely higher than the source dc level. Note that it is important to confirm the capacitor polarity in the application.

#### POWER SUPPLY DECOUPLING

The TPA3001D1 is a high-performance CMOS audio amplifier that requires adequate power supply decoupling to ensure the output total harmonic distortion (THD) is as low as possible. Power supply decoupling also prevents oscillations for long lead lengths between the amplifier and the speaker. The optimum decoupling is achieved by using two capacitors of different types that target different types of noise on the power supply leads. For higher frequency transients, spikes, or digital hash on the line, a good low equivalent-series-resistance (ESR) ceramic capacitor, typically 1  $\mu$ F placed as close as possible to the device  $V_{CC}$  lead works best. For filtering lower-frequency noise signals, a larger aluminum electrolytic capacitor of 10  $\mu$ F or greater placed near the audio power amplifier is recommended.

#### **BSN AND BSP CAPACITORS**

The full H-bridge output stage uses only NMOS transistors. It therefore requires bootstrap capacitors for the high side of each output to turn on correctly. A 0.22-μF ceramic capacitor, rated for at least 25 V, must be connected from each output to its corresponding bootstrap input. Specifically, one 0.22-μF capacitor must be connected from OUTP to BSP, and one 0.22-μF capacitor must be connected from OUTN to BSN. (See Figure 30.)

#### **BSN AND BSP RESISTORS**

To limit the current when charging the bootstrap capacitors, a resistor with a value of approximately 50  $\Omega$  ( $\pm 10\%$  maximum) must be placed in series with each bootstrap capacitor. The current will be limited to less than 500  $\mu$ A.

#### VCLAMP CAPACITOR

To ensure that the maximum gate-to-source voltage for the NMOS output transistors is not exceeded, an internal regulator clamps the gate voltage. A 1- $\mu$ F capacitor must be connected from VCLAMP (pin 7) to ground and must be rated for at least 25 V. The voltage at VCLAMP (pin 7) varies with V<sub>CC</sub> and may not be used for powering any other circuitry.

#### MIDRAIL BYPASS CAPACITOR

The midrail bypass capacitor (C11 of Figure 30) is the most critical capacitor and serves several important functions. During start-up or recovery from shutdown mode,  $C_{BYPASS}$  determines the rate at which the amplifier starts up. The second function is to reduce noise produced by the power supply caused by coupling into the output drive signal. This noise is from the midrail generation circuit internal to the amplifier, which appears as degraded PSRR and THD+N.

Bypass capacitor (C11) values of 0.47- $\mu F$  to 1- $\mu F$  ceramic or tantalum low-ESR capacitors are recommended for the best THD noise, and depop performance. The bypass capacitor **must** be a value greater than the input capacitors for optimum depop performance.

### **VREF DECOUPLING CAPACITOR**

The VREF terminal (pin 23) is the output of an internally-generated 5-V supply, used for the oscillator and gain setting logic. It requires a 0.1- $\mu$ F to 1- $\mu$ F capacitor to ground to keep the regulator stable. The regulator may not be used to power any additional circuitry.



#### **DIFFERENTIAL INPUT**

The differential input stage of the amplifier cancels any noise that appears on both input lines of the channel. To use the TPA3001D1 EVM with a differential source, connect the positive lead of the audio source to the INP input and the negative lead from the audio source to the INN input. To use the TPA3001D1 with a single-ended source, ac ground the INN input through a capacitor and apply the audio signal to the INP input. In a single-ended input application, the INN input should be ac-grounded at the audio source instead of at the device input for best noise performance.

#### SWITCHING FREQUENCY

The switching frequency is determined using the values of the components connected to  $R_{OSC}$  (pin 20) and  $C_{OSC}$  (pin 21) and may be calculated with Equation 8:

$$f_{S} = \frac{6.6}{R_{OSC} C_{OSC}}$$
 (8)

The frequency may be varied from 225 kHz to 275 kHz by adjusting the values chosen for R<sub>OSC</sub> and C<sub>OSC</sub>.

#### **SHUTDOWN OPERATION**

The TPA3001D1 employs a shutdown mode of operation designed to reduce supply current ( $I_{CC}$ ) to the absolute minimum level during periods of nonuse for battery-power conservation. The SHUTDOWN input terminal should be held high during normal operation when the amplifier is in use. Pulling SHUTDOWN low causes the outputs to mute and the amplifier to enter a low-current state,  $I_{CC(SD)} = 1 \mu A$ . SHUTDOWN should never be left unconnected, because amplifier operation would be unpredictable.

Ideally, the device should be held in shutdown when the system powers up and brought out of shutdown once any digital circuitry has settled. However, if  $\overline{\text{SHUTDOWN}}$  is to be left unused, the terminal may be connected directly to  $V_{CC}$ .

#### **USING LOW-ESR CAPACITORS**

Low-ESR capacitors are recommended throughout this application section. A real (as opposed to ideal) capacitor can be modeled simply as a resistor in series with an ideal capacitor. The voltage drop across this resistor minimizes the beneficial effects of the capacitor in the circuit. The lower the equivalent value of this resistance the more the real capacitor behaves like an ideal capacitor.

#### **STARTUP TIME**

The startup time can be calculated with Equation 9:

$$t_{\text{startup}} = 8.2 \text{ ms } + 2 \times 100 \text{ k}\Omega \times C_{11}$$
 (9)

where  $C_{11}$  is the value of the bypass capacitor as shown in Figure 30.

#### PRINTED CIRCUIT BOARD (PCB) LAYOUT

Because the TPA3001D1 is a class-D amplifier that switches at a high frequency, the layout of the printed circuit board (PCB) should be optimized according to the following guidelines for the best possible performance.

- Decoupling capacitors As described on page 22, the high-frequency 0.1-uF decoupling capacitors should be placed as close to the PVCC (pin 9 and pin 16) and VCC (pin 24) terminals as possible. The BYPASS (pin 22) capacitor, VREF (pin 23) capacitor, and VCLAMP (pin 7) capacitor should also be placed as close to the device as possible. The large (10 μF or greater) bulk power supply decoupling capacitor should be placed near the TPA3001D1.
- Grounding The VCC (pin 24) decoupling capacitor, VREF (pin 23) capacitor, BYPASS (pin 22) capacitor, COSC (pin 21) capacitor, and ROSC (pin 20) resistor should each be grounded to analog ground (AGND, pin 18 and pin 19). The PVCC (pin 9 and pin 16) decoupling capacitors should each be grounded to power ground (PGND, pin 12 and pin 13). Analog ground and power ground may be connected at the PowerPAD, which should be used as a central ground connection or star ground for the TPA3001D1.



- Output filter The ferrite filter (Figure 34, page 18) should be placed as close to the output terminals (pins 10, 11, 14, and 15) as possible for the best EMI performance. The LC filter (Figure 35, page 18 and Figure 36, page 19) should be placed close to the ferrite filter. The capacitors used in both the ferrite and LC filters should be grounded to power ground.
- PowerPAD The PowerPAD must be soldered to the PCB for proper thermal performance and optimal reliability. The dimensions of the PowerPAD thermal land should be 1.6 mm by 6.0 mm (63 mils by 236.2 mils). Two rows of solid vias (four vias per row, 0.3302 mm or 13 mils diameter) should be equally spaced underneath the thermal land. The vias should connect to a solid copper plane, either on an internal layer or on the bottom layer of the PCB. The vias must be solid vias, not thermal relief or webbed vias. For additional information, please refer to the PowerPAD Thermally Enhanced Package application note, TI literature number SLMA002.

For an example layout, refer to the TPA3001D1 Evaluation Module (TPA3001D1EVM) User Manual, TI literature number SLOU156. Both the EVM user manual and the PowerPAD application note are available on the TI web site at http://www.ti.com.





com 18-Jul-2006

#### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TPA3001D1PWP	ACTIVE	HTSSOP	PWP	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPA3001D1PWPG4	ACTIVE	HTSSOP	PWP	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPA3001D1PWPR	ACTIVE	HTSSOP	PWP	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPA3001D1PWPRG4	ACTIVE	HTSSOP	PWP	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PWP (R-PDSO-G\*\*)

## PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE

20 PIN SHOWN



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">www.ti.com</a>.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.






#### THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. When the thermal pad is soldered directly to the printed circuit board (PCB), the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground plane or special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Top View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

## PWP (R-PDSO-G24) PowerPAD™



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265