

PIC18F66K80

PIC18F66K80 Family Silicon Errata and Data Sheet Clarification

The PIC18F66K80 family devices that you have received conform functionally to the current Device Data Sheet (DS39977**D**), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in Table 1. The silicon issues are summarized in Table 2.

The errata described in this document will be addressed in future revisions of the PIC18F66K80 silicon.

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated in the last column of Table 2 apply to the current silicon revision (A4).

Data Sheet clarifications and corrections start on page 8, following the discussion of silicon issues.

The silicon revision level can be identified using the current version of MPLAB[®] IDE and Microchip's programmers, debuggers and emulation tools, which are available at the Microchip corporate web site (www.microchip.com). For example, to identify the silicon revision level using MPLAB IDE in conjunction with MPLAB ICD 3 or PICkit[™] 3:

- Using the appropriate interface, connect the device to the MPLAB ICD 3 programmer/ debugger or PICkit[™] 3.
- From the main menu in MPLAB IDE, select <u>Configure>Select Device</u> and then select the target part number in the dialog box.
- 3. Select the MPLAB hardware tool (<u>Debugger>Select Tool</u>).
- Perform a "Connect" operation to the device (<u>Debugger>Connect</u>). Depending on the development tool used, the part number and Device Revision ID value appear in the **Output** window.

Note: If you are unable to extract the silicon revision level, please contact your local Microchip sales office for assistance.

The DEVREV values for the various PIC18F66K80 silicon revisions are shown in Table 1.

Dort Number	Device ID ⁽¹⁾	Revisio	on ID for Silicon Rev	vision ⁽²⁾
Part Number		A2	A3	A4
PIC18F66K80	60E0			
PIC18F65K80	6140			
PIC18F46K80	6100			
PIC18F45K80	6160			
PIC18F26K80	6120			
PIC18F25K80	6180	0	2 h	46
PIC18LF66K80	61C0	2h	3h	4h
PIC18LF65K80	6220			
PIC18LF46K80	61E0			
PIC18LF45K80	6240			
PIC18LF26K80	6200			
PIC18LF25K80	6260			

TABLE 1: SILICON DEVREV VALUES

Note 1: The Device IDs (DEVID and DEVREV) are located at the last two implemented addresses of configuration memory space. They are shown in hexadecimal in the format, "DEVID DEVREV".

2: Refer to the *"PIC18F66K80 Flash Programming Specification"* (DS39972) for detailed information on Device and Revision IDs for your specific device.

Mashala	Frating	ltem		Affect	ed Revis	ions ⁽¹⁾
Module	Feature Numbe		Issue Summary	A2	A3	A4
Analog-to-Digital Converter (A/D)	A/D Performance	1.	The 12-bit A/D performance is outside of data sheet's A/D Converter specifications.	Х	Х	Х
EUSART	Synchronous Transmit	2.	When using the Synchronous Transmit mode, transmitted data may become cor- rupted if using the TXxIF bit to determine when to load the TXREGx register.	х		
ECCP	Auto-Shutdown	3.	The tri-state setting of the auto-shutdown feature in the enhanced PWM will not successfully drive the pin to tri-state.	Х	Х	Х
ECAN	CAN Clock Source Selection	4.	CLKSEL bit in the CIOCON register is modifiable while the ECAN module is active.	Х		
Ultra Low-Power Sleep	Sleep Entry	5.	Entering Ultra Low-Power Sleep mode by setting $\overline{RETEN} = 0$ and $\overline{SRETEN} = 1$, will cause the part to not be programmable through $ICSP^{TM}$.	Х		
IPD and IDD	Maximum Limit	6.	Maximum current limits may be higher than specified in Table 31-2 of the data sheet.	Х		
Reset (BOR)	Enable/Disable	7.	An unexpected Reset may occur if the Brown-out Reset module (BOR) is dis- abled, and then re-enabled, when the High/Low-Voltage Detection module (HLVD) is not enabled (HLVDCON<4> = 0).	Х	X	х
ECAN	EWIN	8.	The enhanced window address feature, EWIN<4:0>, in the ECANCON register, will not move the BnCON $0 \le n \le 5$ registers into the access window of RAM.	Х		
MCLRE	Master Clear Enable	9.	The Master Clear pin will not be readable when MCLRE is set to off for all 28-pin part variants (PIC18F2XK80).	Х	Х	Х
Timer1/ Timer3	Gated Enable	10.	Timer1 and Timer3 gate control will not function up to the speed of FOSC when the TxCON is set to the system clock (TxCON<7:6> = 01).	Х	Х	

TABLE 2: SILICON ISSUE SUMMARY



Silicon Errata Issues

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated by the shaded column in the following tables apply to the current silicon revision (A4).

1. Module: Analog-to-Digital Converter (A/D)

The 12-bit A/D performance is outside of the data sheet's A/D Converter specifications. When used as a 12-bit A/D, the possible issues are high offset error, up to a maximum of ± 25 LSBs; high DNL error, up to a maximum of +6.0/-4.0 LSBs; and multiple missing codes, up to a maximum of twenty. Users should evaluate the 12-bit A/D performance in their application using the suggested work around below. See Table 3 for guidance specifications.

The 12-bit A/D issues will be fixed in future revisions of this part. Reduced bit resolution specifications can be derived by dividing, as appropriate. For instance, 10-bit guidance is obtained by dividing the parameters in Table 3 by four.

A/D Offset

The A/D may have high offset error, up to a maximum of ± 25 LSBs; it can be used if the A/D is calibrated for the offset.

Work around

Calibrate for offset in Single-Ended mode by connecting A/D +ve input to ground and taking the A/D reading. This will be the offset of the device and can be used to compensate for the subsequent A/D readings on the actual inputs.

Param No.	Sym	Characteristic	Min	Тур	Мах	Units	Conditions
A01	Nr	Resolution	—	_	12	bit	$\Delta VREF \ge 5.0V$
A03	EIL	Integral Linearity Error	—	_	±10.0	LSb	$\Delta VREF \ge 5.0V$
A04	Edl	Differential Linearity Error	—	_	+6.0/-4.0	LSb	$\Delta VREF \ge 5.0V$
A06	EOFF	Offset Error	—	_	±25	LSb	$\Delta VREF \ge 5.0V$
A07	Egn	Gain Error	—	_	±15	LSb	$\Delta VREF \ge 5.0V$
A10	—	Monotonicity ⁽¹⁾					$VSS \leq VAIN \leq VREF$
A20	$\Delta VREF$	Reference Voltage Range (VREFH – VREFL)	3	_	AVDD – AVSS	V	
A21	Vrefh	Reference Voltage High	AVss + 3.0V	_	AVDD + 0.3V	V	
A22	Vrefl	Reference Voltage Low	AVss-0.3V	_	AVDD - 3.0V	V	
A25	VAIN	Analog Input Voltage	Vrefl	_	Vrefh	V	

	TABLE 3:	A/D CONVERTER CHARACTERISTICS
--	----------	-------------------------------

Note 1: The A/D conversion result never decreases with an increase in the input voltage.

A2	A3	A4			
Х	Х	Х			

2. Module: EUSART

In Synchronous Transmit mode, data may be corrupted if using the TXxIF bit to determine when to load the TXREGx register. One or more of the intended transmit messages may be incorrect.

Work around

A fixed delay added before loading the TXREGx may not be a reliable work around. When loading the TXREGx, check that the TRMT bit inside of the TXSTAx register is set instead of checking the TXxIF bit. The following code can be used:

while(!TXSTAxbits.TRMT);
// wait to load TXREGx until TRMT is set

Affected Silicon Revisions

A2	A3	A4			
Х					

3. Module: ECCP

The tri-state setting of the auto-shutdown feature, in the enhanced PWM, will not success-fully drive the pin to tri-state. The pin will remain an output and should not be driven externally. All tri-state settings will be affected.

Work around

Use one of the other two auto-shutdown states available, as outlined in the data sheet.

Affected Silicon Revisions

A2	A3	A4			
Х	Х	Х			

4. Module: ECAN

The CLKSEL bit in the CIOCON register remains modifiable while the ECAN module is not in Configuration mode. Accidental state changes of this bit will result in immediate bit clock changes that will affect all nodes on the bus.

Work around

While the ECAN module is in Run mode, do not modify the state of the CLKSEL bit in the CIOCON register unless the CAN module is first changed into Configuration mode.

Affected Silicon Revisions

A2	A3	A4			
Х					

5. Module: Ultra Low-Power Sleep

Entering Ultra Low-Power Sleep mode by setting RETEN = 0 and SRETEN = 1, will cause the part to not be programmable through ICSP. This issue occurs when the RETEN fuse bit in CONFIG1L<0> is cleared to '0', the SRETEN bit in the WDTCON register is set to '1' and a SLEEP instruction is executed within the first 350 μ s of code execution. This happens after a Reset event, causing the part to enter Ultra Low-Power Sleep mode.

Work around

Use normal Sleep and Low-Power Sleep modes only, or on any Reset, ensure that at least 350 μ s passes before executing a SLEEP instruction when ULP is enabled. To ensure the Ultra Low-Power Sleep mode is not enabled, the RETEN fuse bit in CONFIG1L<0> should be set to a '1', and the SRETEN bit in the WDTCON register should be cleared to a '0'. The following code can be used:

//This will ensure the RETEN fuse is set to 1
#pragma config RETEN = OFF
//This will ensure the SRETEN bit is 0
WDTCONbits.SRETEN = 0;

If the Ultra Low-Power Sleep mode is needed, then the user must ensure that the minimum time, before the first SLEEP instruction is executed, is greater than $350 \ \mu s$.

A2	A3	A4			
Х					

6. Module: IPD and IDD

The IPD and IDD limits do not match the data sheet. The IPD values, shown in **bold** in **Section 31.2 "DC Characteristics: Power-Down and Supply Current PIC18F66K80 Family (Industrial/Extended)"** (below), reflect the updated silicon maximum limits. All IDD maximum limits will equal 2.8 times the value listed in the data sheet.

Affected Silicon Revisions

A2	A3	A4			
Х					

31.2 DC Characteristics: Power-Down and Supply Current PIC18F66K80 Family (Industrial/Extended)

PIC18F66 (Indus	6K80 strial/Extended)		$ \begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for extended} \end{array} $								
Param No.	Device	Тур	Max	Units	Cond	ditions					
	Power-Down Current (I	PD) ⁽¹⁾									
	PIC18LFXXK80	0.008	7	μA	-40°C						
		0.013	7	μA	+25°C	$VDD = 1.8V^{(4)}$					
		0.035	9	μA	+60°C	(Sleep mode)					
		0.218	10	μA	+85°C	Regulator Disabled					
		3	12	μA	±125°C						
	PIC18LFXXK80	0.014	8	μA	-40°C						
		0.034	8	μA	+25°C	$VDD = 3.3V^{(4)}$					
		0.092	9	μA	+60°C	(Sleep mode)					
		0.312	10	μA	+85°C	Regulator Disabled					
		4	16	μA	±125°C						
	PIC18FXXK80	0.2	9	μA	-40°C	VDD = 3.3V					
		0.23	9	μA	+25°C	(Sleep mode)					
		0.32	10	μA	+60°C	Regulator Enabled					
		0.51	11	μA	+85°C						
		5	18	μA	±125°C						
	PIC18FXXK80	0.22	10	μA	-40°C						
		0.24	10	μA	+25°C	$VDD = 5V^{(5)}$					
		0.34	11	μA	+60°C	(Sleep mode)					
		0.54	12	μA	+85°C	Regulator Enabled					
		5	20	μA	±125°C						

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS, and all features that add delta current disabled (such as WDT, SOSC oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

- MCLR = VDD; WDT enabled/disabled as specified.
- 3: Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.
- 4: For LF devices, $\overline{\text{RETEN}}$ (CONFIG1L<0>) = 1.
- 5: For F devices, SRETEN (WDTCON<4>) = 1 and \overline{RETEN} (CONFIG1L<0>) = 0.

7. Module: Reset (BOR)

An unexpected Reset may occur if the Brownout Reset module (BOR) is disabled, and then re-enabled, when the High/Low-Voltage Detection module (HLVD) is not enabled (HLVDCON<4> = 0). This issue affects BOR modes: BOREN<1:0> = 10 and BOREN<1:0> = 01. In both of these modes, if the BOR module is re-enabled while the device is active, unexpected Resets may be generated.

Work around

If BOR is required and power consumption is not an issue, use BOREN<1:0> = 11. For BOREN<1:0> = 10 mode, either switch to BOREN<1:0> = 11 mode or enable the HLVD (HLVDCON<4> = 1) prior to entering Sleep. If power consumption is an issue and low power is desired, do not use BOREN<1:0> = 10 mode. Instead, use BOREN<1:0> = 01 and follow the steps below when entering and exiting Sleep.

 Disable BOR by clearing SBOREN (RCON<6> = 0).

```
WDTCONbits.SBOREN = 0;
```

2. Enter Sleep mode (if desired).

Sleep();

 After exiting Sleep mode (if entered), enable the HLVD bit (HLVDCON<4> = 1).

HLVDCONbits.HLVDEN = 1;

4. Wait for the internal reference voltage (TIRVST) to stabilize (typically 25 μ s).

while(!HLVDCONbits.IRVST);

- 5. Re-enable BOR by setting SBOREN (RCON<6> = 1).
 - WDTCONbits.SBOREN = 1;
- Disable the HLVD by clearing HLVDEN (HLVDCON<4> = 0).

HLVDCONbits.HLVDEN = 0;

Affected Silicon Revisions

A2	A3	A4			
Х	Х	Х			

8. Module: ECAN

The enhanced window address feature, EWIN<4:0>, in the ECANCON register, will not move the BnCON $0 \le n \le 5$ registers into the access window of RAM. The rest of the registers in B0 through B5 will be transferred into the access bank successfully. This feature is only available in Mode 1 and Mode 2; Mode 0 applications will not be affected.

Work around

- 1. Set the ECANCON register EWIN bits to the desired buffer.
 - ECANCONbits.EWIN = Buffer_Selection;
- Decode the desired buffer to each individual Buffer Control register, BnCON 0≤n≤5.

```
//EWIN code for Buffer B5
case 23:
    break;
default:
```

```
break;
}
```

 Process information in the selected buffer control register. Note that the BnCON 0≤n≤5 Control registers can be set up for either transmit or receive operations.

```
case 18:
     //Save BOCON and clear flags
```

```
being processed
    temp = B0CON;
```

```
//clear any flags
```

```
break;
```

4. Continue processing the rest of the buffer in the windowed location.

A2	A3	A4			
Х					

9. Module: MCLRE

The Master Clear pin will not be readable when MCLRE is set to off for all 28-pin part variants (PIC18F2XK80). When the MCLRE bit, CONFIG3H<7>, is cleared on 28-pin devices, the MCLR pin will be disabled but input data will not be available on RE3.

Work around

None.

Affected Silicon Revisions

A2	A3	A4			
Х	Х	Х			

10. Module: Timer1/Timer3

Timer1 and Timer3 gate control will not function up to the speed of Fosc when the TxCON is set to the system clock (TxCON<7:6> = 01). Results will always be at the resolution of Fosc/4, although the internal Fosc has been selected as the clock source.

Work around

Use the external clock input pin setting, TxCON < 7:6 > = 10 and TxCON < 3 > = 0.

A2	A3	A4			
Х	Х				

Data Sheet Clarifications

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS39977**D**):

Note:	Corrections are shown in bold . Where					
	possible, the original bold text formatting					
	has been removed for clarity.					

1. Module: RXFCON Registers

Table 6-1 on Page 116 of the Data Sheet should show the following register addresses:

E47h-RXFCON1

E46h-RXFCON0

2. Module: RXFCON Registers

Table 6-2 on Page 125 of the Data Sheet should show the following register addresses:

E47h-RXFCON1

E46h-RXFCON0

3. Module: Listen Only Mode

Page 441, Section 27.3.4 "Listen Only Mode" will be revised to:

Listen Only mode provides a means for the PIC18F66K80 family devices to receive all messages, including messages with errors. This mode can be used for bus monitor applications or for detecting the baud rate in 'hot plugging' situations. For Auto-Baud Detection, it is necessarv that there are at least two other nodes which are communicating with each other. The baud rate can be detected empirically by testing different values until valid messages are received. The Listen Only mode is a silent mode, meaning no messages will be transmitted while in this state, including error flags or Acknowledge signals. In Listen Only mode, both valid and invalid messages will be received regardless of RXMn bit settings. The filters and masks can still be used to allow only particular valid messages to be loaded into the Receive registers, or the filter masks can be set to all zeros to allow a message with any identifier to pass. All invalid messages will be received in this mode, regardless of filters and masks or RXMn Receive Buffer mode bits. The error counters are reset and deactivated in this state. The Listen Only mode is activated by setting the mode request bits in the CANCON register.

4. Module: A/D Converter Characteristics

The values in Table 31-25 reflect the updated A/D Converter Characteristics. The new information is shown in **bold** text.

TABLE 31-25:	A/D CONVERTER CHARACTERISTICS: PIC18F66K80
	(INDUSTRIAL/EXTENDED)

Param No.	Sym	Characteristic	Min	Тур	Max	Units	Conditions
A01	Nr	Resolution	_	—	12	bit	$\Delta V \text{REF} \ge 5.0 V$
A03	EIL	Integral Linearity Error	—	<±1	±6.0	LSB	$\Delta V \text{REF} \ge 5.0 \text{V}$
A04	Edl	Differential Linearity Error	—	<±1	+3.0/-1.0	LSB	$\Delta V \text{REF} \ge 5.0 V$
A06	EOFF	Offset Error	—	<±1	±9.0	LSB	$\Delta V \text{REF} \ge 5.0 \text{V}$
A07	Egn	Gain Error	—	<±1	±8.0	LSB	$\Delta V \text{REF} \ge 5.0 \text{V}$
A10	—	Monotonicity ⁽¹⁾		_		_	$VSS \le VAIN \le VREF$
A20	$\Delta VREF$	Reference Voltage Range (VREFH – VREFL)	3	—	Vdd - Vss	V	For 12-bit resolution
A21	Vrefh	Reference Voltage High	AVss + 3.0V	—	AVDD + 0.3V	V	For 12-bit resolution
A22	Vrefl	Reference Voltage Low	AVss-0.3V	—	AVDD - 3.0V	V	For 12-bit resolution
A25	VAIN	Analog Input Voltage	Vrefl	_	Vrefh	V	
A28	AVdd	Analog Supply Voltage	Vdd - 0.3	—	VDD + 0.3	V	
A29	AVss	Analog Supply Voltage	Vss - 0.3	_	Vss + 0.3	V	
A30	ZAIN	Recommended Impedance of Analog Voltage Source	—	_	2.5	kΩ	
A50	IREF	VREF Input Current ⁽²⁾			5 150	μΑ μΑ	During VAIN acquisition. During A/D conversion cycle.

Note 1: The A/D conversion result never decreases with an increase in the input voltage.

2: VREFH current is from the RA3/AN3/VREF+ pin or VDD, whichever is selected as the VREFH source. VREFL current is from the RA2/AN2/VREF-/CVREF pin or VSS, whichever is selected as the VREFL source.

5. Module: HLVD

Note 1 under Register 26-1: HLVDCON, on page 387, should direct to Parameter D420:

Note 1: For the electrical specifications, see Parameter D420 in Section 31.0 "Electrical Characteristics".

6. Module: Power-up Timer Period

Table 31-11 on page 572 of the data sheet, **Parameter 33 TPWRT** will be revised to a typical value of **1.0 ms**.

APPENDIX A: DOCUMENT REVISION HISTORY

Rev A Document (2/2011)

Initial release of this document; issued for revision, A2. Includes silicon issues 1 (Analog-to-Digital Converter), 2 (EUSART), 3 (ECCP), 4 (ECAN), 5 (Ultra Low-Power Sleep) and 6 (IPD and IDD).

Rev B Document (4/2011)

Added silicon issues 7 (Reset – BOR) and 8 (ECAN). Added data sheet clarifications 1, 2 (RXFCON Registers) and 3 (Listen Only Mode).

Rev C Document (9/2011)

Added Table 3, 10-Bit A/D Converter Characteristics to silicon issue 1 (Analog-to-Digital Converter). Added silicon issues 9 (MCLRE) and 10 (Timer1/Timer3). Added data sheet clarifications 4 (A/D Converter Characteristics) and 5 (HLVD).

Rev D Document (12/2011)

Added silicon revision A4; includes issues 1 (Analogto-Digital Converter – A/D), 3 (ECCP), 7 (Reset – BOR) issues 9 (MCLRE). Added data sheet clarification 6 (Power-up Timer Period).

Updated data sheet revision level to "D". All previous clarifications carried into this revision.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2009

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2011, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



ISBN: 978-1-61341-879-6

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL0Q® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Osaka Tel: 81-66-152-7160 Fax: 81-66-152-9310

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

11/29/11