

LM27402 Current Limit Application Circuits

National Semiconductor
Application Note 2060
Daniel Tennant
June 10, 2010




Introduction

Sensing the inductor DCR voltage can be an accurate and lossless technique of obtaining current information in DC/DC regulators. The absence of a series current sense resistor permits high current and high efficiency designs at a lower cost and higher density. Inductor DCR sensing also allows continuous monitoring of the inductor current as opposed to MOSFET $R_{DS(ON)}$ sensing which usually samples the voltage information across a FET during a small interval of time. Unlike MOSFETs, inductors can be purchased with low tolerance DCR specifications thus increasing the overall current sense accuracy.

The LM27402 is equipped with a low offset current sense comparator to handle inductor DCR current sense applications. A +10 μA current in series with a resistor provides a voltage offset compared to the DCR voltage to set the current limit level. This application note will walk through the process of choosing the DCR current sense circuit components to optimize the current limit performance of the LM27402 DC/DC buck regulator controller.

DCR Current Sense Topology


Figure 1 shows a typical topology for sensing the DCR voltage in a buck regulator.



30124301

FIGURE 1. DCR Current Sense Topology

Components R_S and C_S create an RC filter. The time constant of the RC filter should match the time constant related to the inductor and its DCR to accurately reproduce the DCR voltage across C_S . Given the following circuit:



30124302

FIGURE 2. DCR Sense Equivalent Circuit

The derivation for matching time constants is as follows:

$$V_{DCR}(s) = V_L \frac{R_{DCR}}{sL + R_{DCR}} = V_L \frac{\frac{1}{C_S s}}{R_S + \frac{1}{C_S s}}$$

$$\frac{1}{\frac{sL}{R_{DCR}} + 1} = \frac{1}{R_S C_S s + 1}$$

$$R_S C_S s + 1 = \frac{sL}{R_{DCR}} + 1$$

$$R_S C_S = \frac{L}{R_{DCR}}$$

$$T_{RC} = T_L$$

If the time constants do not match, the voltage V_S will either lead or lag V_{DCR} . Particularly:


If $T_{RC} > T_L$, V_S will lag V_{DCR} by a factor of T_{RC}/T_L at any point in time $\ll T_{RC}$.

If $T_{RC} < T_L$, V_S will lead V_{DCR} by factor of T_{RC}/T_L at any point in time $\ll T_{RC}$.

Time constant mismatching can be useful in some situations where tight or loose limiting of current limit must be applied. For example, if a buck regulator responds readily to fast di/dt load transients, the inductor current must supply the output current in addition to the output capacitor current. This can cause the inductor current to temporarily overshoot thereby exceeding the current limit setpoint. The V_S signal can filter this event if T_{RC} is designed moderately larger than T_L in anticipation of inductor overshoot. However, time constant mismatching must be used carefully. If T_{RC} is much greater than T_L , the inductor current may reach dangerous levels before the current limit condition is detected.

LM27402 DCR Current Sense Design

The LM27402 is designed to detect the voltage across the DCR of an inductor through the use of a sensitive current limit comparator. Five current limit events within 32 switching cycles must occur to mitigate the effects of noise and transitory over current events before hiccup mode activates. This allows the current limit level to be set close to the peak inductor ripple current during maximum output current where the voltage across the comparator may only be several millivolts. Figure 3 shows the typical circuit used to set the current limit level:



30124304

FIGURE 3. LM27402 Typical Current Limit Circuit


A +10 µA current source, I_{CS-} , is internally connected from the VIN pin to the CS- pin to set the comparator offset voltage, V_{SET} , across R_{SET} . During operation, V_{SET} is compared to the voltage V_S , across C_S . The equation for R_{SET} to set the current limit set point is:

$$R_{SET} = \frac{I_{LIMIT} R_{DCR}}{I_{CS-}}$$

I_{LIMIT} (A) is the desired current limit level, R_{DCR} (Ω) is the rated DC resistance of the inductor (DCR), and I_{CS-} (A) is the +10 µA current source flowing out of the CS- pin. I_{LIMIT} should be set sufficiently higher than the peak inductor current at maximum output current to minimize false current limit signals. Components R_S and C_S should be chosen to match the inductor L/R_{DCR} time constant. A typical range of capacitance used in the $R_S C_S$ network is 100 nF to 1 µF. After choosing a C_S capacitor, R_S can be calculated by:

$$R_S = \frac{L}{R_{DCR} C_S}$$

Capacitor C_{SBY} is used to filter any noise that may exist across the CS+ and CS- pins. A working range for the C_{SBY} capacitance is 47 pF to 100 pF. A second resistor can be placed between CS+ and the $R_S C_S$ network to match the impedance into the inputs of the current sense comparator for extra noise rejection shown here as R_{CS+} :




30124307

FIGURE 4. Added Resistor for Noise Rejection

The value of R_{CS+} should be equal to R_{SET} .

CS- Current Source Compliance Voltage

The CS- current source requires at least 1.0V of headroom to guarantee a current of +10 µA. If the voltage across the current source ($V_{IN} - V_{CS-}$) decreases below 1.0V, the current will decrease as with the voltage across R_{SET} effectively lowering the current limit setpoint. If $V_{IN} - V_{OUT}$ is less than 1.0V, the current source will lose compliance because V_{CS-} closely follows V_{OUT} . This can be avoided by enabling the LM27402 at an input voltage 1V higher than V_{OUT} or by lowering the common mode voltage of the current limit comparator with a resistor divider network shown in [Figure 5](#).



30124308

FIGURE 5. Resistor Divider Network

The voltage divider network in [Figure 5](#) reduces the common mode voltage of the comparator and will effectively sense the inductor current. R_{SET} is calculated in the same way as discussed previously. R_{S3} should be sized to avoid a condition where $V_{IN} - V_{CS-}$ is less than 1.0V. R_S , R_{S1} and R_{S2} should be sized to match the ratio set by R_{SET} and R_{S3} .

Example Application

In this example, the application is as follows:

$V_{IN} = 3.3V$, $V_{OUT} = 2.5V$, $I_{OUT} = 20A$, $I_{LIMIT} = 25.7A$, $L = 0.6 \mu H$, $R_{DCR} = 1.89 m\Omega$, $f_{SW} = 300 kHz$. An I_{LIMIT} of 25.7A will produce a maximum DC output current of 24.5A at 25°C.

The value of R_{SET} should be:

$$R_{SET} = \frac{(25.7A)(1.89 m\Omega)}{10 \mu A} \approx 4.87 k\Omega$$

The lowest input voltage for this application (V_{INMIN}) is 2.7V. R_{S3} should be sized to force V_{CS-} to be less than 1.7V when $V_{IN} = 2.7V$ to maintain at least 1V of headroom. The equation solving for R_{S3} is:

$$R_{S3} = R_{SET} \frac{V_{CS-}}{V_{INMIN} - V_{CS-}}$$

Substituting $V_{INMIN} - V_{CS-} = 1V$ and $V_{CS-} = V_{INMIN} - 1V$ results in:

$$\begin{aligned} R_{S3} &= R_{SET}(V_{INMIN} - 1) \\ &= 4.87 k\Omega(2.7 - 1) \\ &\approx 8.25 k\Omega \end{aligned}$$

Resistors R_S , R_{S1} , and R_{S2} must be designed to maintain the following ratio:

$$\frac{R_{SET}}{R_{S3}} = \frac{R_S + R_{S1}}{R_{S2}}$$

It is recommended to design the CS+ branch of resistors to be higher impedance than the CS- branch of resistors to yield a C_S value in the nanofarad range. In this example, the CS+ branch impedance will be set eight times larger than the CS- impedance. R_{S2} is calculated as follows:

$$R_{S2} = 8R_{S3} \approx 66.5 \text{ k}\Omega$$

Unfortunately, the ratio of R_{S1}/R_{S2} is not equal to R_{SET}/R_{S3} thus allowing transient differential signals to feed through the C_S capacitor causing an error voltage between the CS+ and CS- pins. R_S and R_{S1} should be sized appropriately to minimize this error. Specifically, R_S should be sized 5% of $8R_{SET}$ and R_{S1} should be sized 95% of $8R_{SET}$ as shown here:

$$R_S = (.05)(8)R_{SET} \approx 1.96 \text{ k}\Omega$$

$$R_{S1} = (.95)(8)R_{SET} \approx 37.4 \text{ k}\Omega$$

C_S is calculated using the parallel combination of $R_S || (R_{S1} + R_{S2})$ to match the inductor time constant shown here:

$$C_S = \frac{L}{R_{DCR}(R_S || (R_{S1} + R_{S2}))}$$

$$= 165 \text{ nF}$$

Layout

The circuitry to sense the DCR voltage is sensitive to noise and demands careful layout practices. Following these general guide lines will help ensure a robust design.

C_{SBY} Placement

The C_{SBY} capacitor should be placed as close to the CS+ and CS- pins as possible. C_{SBY} serves as the last line of defense between board noise and the current limit comparator. C_{SBY} should be a small 0603 or 0402 surface mount capacitor to facilitate close placement to the LM27402.

CS+ and CS- Traces

Certain applications will call for long CS+ and CS- traces. For example: The LM27402 evaluation board incorporates a temperature compensated current limit circuit with a PTC resistor in series with CS-. This requires the CS- trace to be routed from the LM27402 to the inductor. It is essential to route the CS+ and CS- traces away from noise emitting nodes, particularly the switch-node and gate drives nodes on the PCB. Routing the CS+ and CS- traces side by side for close coupling and in between ground planes is a sufficient way to mitigate differential noise.

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:
www.national.com

Products		Design Support	
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench
Audio	www.national.com/audio	App Notes	www.national.com/appnotes
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns
Data Converters	www.national.com/adc	Samples	www.national.com/samples
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback
Voltage References	www.national.com/vref	Design Made Easy	www.national.com/easy
PowerWise® Solutions	www.national.com/powerwise	Applications & Markets	www.national.com/solutions
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic
PLL/VCO	www.national.com/wireless	PowerWise® Design University	www.national.com/training

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2010 National Semiconductor Corporation

For the most current product information visit us at www.national.com



**National Semiconductor
Americas Technical
Support Center**
Email: support@nsc.com
Tel: 1-800-272-9959

**National Semiconductor Europe
Technical Support Center**
Email: europe.support@nsc.com

**National Semiconductor Asia
Pacific Technical Support Center**
Email: ap.support@nsc.com

**National Semiconductor Japan
Technical Support Center**
Email: jpn.feedback@nsc.com