
PD - 95635

International
IOR Rectifier

IRLI530NPbF

HEXFET® Power MOSFET


- Logic-Level Gate Drive
- Advanced Process Technology
- Isolated Package
- High Voltage Isolation = 2.5KVRMS ⑤
- Sink to Lead Creepage Dist. = 4.8mm
- Fully Avalanche Rated
- Lead-Free



V_{DSS} = 100V

$R_{DS(on)}$ = 0.10Ω

I_D = 12A



TO-220 FULLPAK

Description

Fifth Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications.

The TO-220 Fullpak eliminates the need for additional insulating hardware in commercial-industrial applications. The moulding compound used provides a high isolation capability and a low thermal resistance between the tab and external heatsink. This isolation is equivalent to using a 100 micron mica barrier with standard TO-220 product. The Fullpak is mounted to a heatsink using a single clip or by a single screw fixing.

Absolute Maximum Ratings

	Parameter	Max.	Units
I_D @ T_C = 25°C	Continuous Drain Current, V_{GS} @ 10V	12	A
I_D @ T_C = 100°C	Continuous Drain Current, V_{GS} @ 10V	8.6	
I_{DM}	Pulsed Drain Current ①⑥	60	
P_D @T_C = 25°C	Power Dissipation	41	W
	Linear Derating Factor	0.27	W/°C
V_{GS}	Gate-to-Source Voltage	± 16	V
E_{AS}	Single Pulse Avalanche Energy②⑥	150	mJ
I_{AR}	Avalanche Current①⑥	9.0	A
E_{AR}	Repetitive Avalanche Energy①	4.1	mJ
dv/dt	Peak Diode Recovery dv/dt ③⑥	5.0	V/ns
T_J	Operating Junction and	-55 to + 175	°C
T_{STG}	Storage Temperature Range		
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	
	Mounting torque, 6-32 or M3 screw	10 lbf•in (1.1N•m)	


Thermal Resistance

	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	–––	3.7	°C/W
$R_{\theta JA}$	Junction-to-Ambient	–––	65	

07/23/04


Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	100	–––	–––	V	V_{GS} = 0V, I_D = 250µA
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	–––	0.122	–––	V/°C	Reference to 25°C, I_D = 1mA⑥
$R_{DS(on)}$	Static Drain-to-Source On-Resistance	–––	–––	0.100	Ω	V_{GS} = 10V, I_D = 9.0A ④
		–––	–––	0.120		V_{GS} = 5.0V, I_D = 9.0A ④
		–––	–––	0.150		V_{GS} = 4.0V, I_D = 8.0A ④
$V_{GS(th)}$	Gate Threshold Voltage	1.0	–––	2.0	V	V_{DS} = V_{GS}, I_D = 250µA
g_{fs}	Forward Transconductance	7.7	–––	–––	S	V_{DS} = 50V, I_D = 9.0A⑥
I_{DSS}	Drain-to-Source Leakage Current	–––	–––	25	µA	V_{DS} = 100V, V_{GS} = 0V
		–––	–––	250		V_{DS} = 80V, V_{GS} = 0V, T_J = 150°C
I_{GSS}	Gate-to-Source Forward Leakage	–––	–––	100	nA	V_{GS} = 16V
	Gate-to-Source Reverse Leakage	–––	–––	-100		V_{GS} = -16V
Q_g	Total Gate Charge	–––	–––	34	nC	I_D = 9.0A
Q_{gs}	Gate-to-Source Charge	–––	–––	4.8		V_{DS} = 80V
Q_{gd}	Gate-to-Drain ("Miller") Charge	–––	–––	20		V_{GS} = 5.0V, See Fig. 6 and 13 ④⑥
$t_{d(on)}$	Turn-On Delay Time	–––	7.2	–––	ns	V_{DD} = 50V
t_r	Rise Time	–––	53	–––		I_D = 9.0A
$t_{d(off)}$	Turn-Off Delay Time	–––	30	–––		R_G = 6.0Ω, V_{GS} = 5.0V
t_f	Fall Time	–––	26	–––		R_D = 5.5Ω, See Fig. 10 ④⑥
L_D	Internal Drain Inductance	–––	4.5	–––	nH	Between lead, 6mm (0.25in.) from package and center of die contact
L_S	Internal Source Inductance	–––	7.5	–––		
C_{iss}	Input Capacitance	–––	800	–––	pF	V_{GS} = 0V
C_{oss}	Output Capacitance	–––	160	–––		V_{DS} = 25V
C_{rss}	Reverse Transfer Capacitance	–––	90	–––		f = 1.0MHz, See Fig. 5⑥
C	Drain to Sink Capacitance	–––	12	–––		f = 1.0MHz



Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
I_S	Continuous Source Current (Body Diode)	–––	–––	12	A	MOSFET symbol showing the integral reverse p-n junction diode.
I_{SM}	Pulsed Source Current (Body Diode) ①⑥	–––	–––	60		
V_{SD}	Diode Forward Voltage	–––	–––	1.3	V	T_J = 25°C, I_S = 6.6A, V_{GS} = 0V ④
t_{rr}	Reverse Recovery Time	–––	140	210	ns	T_J = 25°C, I_F = 9.0A
Q_{rr}	Reverse RecoveryCharge	–––	740	1100	nC	di/dt = 100A/µs ④⑥
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L_S+L_D)				



Notes:

① Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11)

② Starting T_J = 25°C, L = 3.1mH R_G = 25Ω, I_{AS} = 9.0A. (See Figure 12)

③ I_{SD} ≤ 9.0A, di/dt ≤ 540A/µs, V_{DD} ≤ $V_{(BR)DSS}$, T_J ≤ 175°C

④ Pulse width ≤ 300µs; duty cycle ≤ 2%.

⑤ t=60s, f=60Hz

⑥ Uses IRL530N data and test conditions




Fig 1. Typical Output Characteristics,




Fig 2. Typical Output Characteristics,




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance
Vs. Temperature




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13a. Basic Gate Charge Waveform






Fig 13b. Gate Charge Test Circuit

Peak Diode Recovery dv/dt Test Circuit






* V_{GS} = 5V for Logic Level Devices

Fig 14. For N-Channel HEXFETS

TO-220 Full-Pak Package Outline

Dimensions are shown in millimeters (inches)



NOTES:
1.0 DIMENSIONING AND TOLERANCING PER ASME Y14.5 M- 1994.
2.0 DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
3.0 LEAD DIMENSION AND FINISH UNCONTROLLED IN L1.
4.0 DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.005" (0.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
5.0 DIMENSION b1 APPLY TO BASE METAL ONLY.
6.0 STEP OPTIONAL ON PLASTIC BODY DEFINED BY DIMENSIONS u & v.
7.0 CONTROLLING DIMENSION : INCHES.

SYMBOL	DIMENSIONS				NOTES
	MILLIMETERS		INCHES		
	MIN.	MAX.	MIN.	MAX.	
A	4.57	4.83	0.180	0.190	
A1	2.57	2.83	0.101	0.114	
A2	2.51	2.85	0.099	0.112	
b	0.622	0.89	0.024	0.035	
b1	0.622	0.838	0.024	0.033	5
b2	1.229	1.400	0.048	0.055	
b3	1.229	1.400	0.048	0.055	
c	0.440	0.629	0.017	0.025	
c1	0.440	0.584	0.017	0.023	
D	8.65	9.80	0.341	0.386	4
d1	15.80	16.12	0.622	0.635	
d2	13.97	14.22	0.550	0.560	
d3	12.30	12.92	0.484	0.509	
d4	8.64	9.91	0.340	0.390	
E	10.36	10.63	0.408	0.419	4
e	2.54 BSC		0.100 BSC		
L	13.20	13.73	0.520	0.541	
L1	3.10	3.50	0.122	0.138	3
n	6.05	6.15	0.238	0.242	
øP	3.05	3.45	0.120	0.136	
u	2.40	2.50	0.094	0.098	6
v	0.40	0.50	0.016	0.020	6
ø	3°	7°	3°	7°	
ø1		45°		45°	

LEAD ASSIGNMENTS


HEXFET
1.- GATE
2.- DRAIN
3.- SOURCE

IGBTs, CoPACK
1.- GATE
2.- COLLECTOR
3.- EMITTER

TO-220 Full-Pak Part Marking Information

EXAMPLE: THIS IS AN IRFI840G
WITH ASSEMBLY
LOT CODE 3432
ASSEMBLED ON WW 24 1999
IN THE ASSEMBLY LINE "K"

Note: "P" in assembly line position indicates "Lead-Free"



Data and specifications subject to change without notice.

International
IOR Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
TAC Fax: (310) 252-7903
Visit us at www.irf.com for sales contact information. 07/04

Note: For the most current drawings please refer to the IR website at:
http://www.irf.com/package/