LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM

8Gb: NT6CL128T64DR(4)

Commercial Mobile LPDDR3 4Gb / 8Gb(DDP) SDRAM

Features

Basis LPDDR3 Compliant

- Low Power Consumption
- 8n Prefetch Architecture and BL8 only

Signal Integrity

- Configurable DS for system compatibility
- Configurable On-Die Termination¹
- ZQ Calibration for DS/ODT impedance accuracy via external ZQ pad (240Ω± 1%)

Training for Signals' Synchronization

- DQ Calibration offering specific DQ output patterns
- CA Training
- Write Leveling via MR settings 2

Data Integrity

- DRAM built-in Temperature Sensor for Temperature Compensated Self Refresh (TCSR)
- Auto Refresh and Self Refresh Modes

Power Saving Modes

- Deep Power Down Mode (DPD)
- Partial Array Self Refresh (PASR)
- Clock Stop capability during idle period

HSUL12 interface and Power Supply

- VDD1= 1.70 to 1.95V
- VDD2/VDDQ/VDDCA = 1.14 to 1.3V

Programmable functions

- R_{ON} (Typical:34.3/40/48/60/80)
- Ron (PD34.3_PU40 / PD40_PU48 / PD34.3_PU48)
- R_{TT} (120/240)

- RL/WL Select (Set A / Set B)
- nWRE (nWR≤9/nWR>9)
- PASR (bank/segment)

Options

■ Speed Grade (DataRate/Read Latency)

- 1866 Mbps / RL=14

■ Temperature Range (Tc)

- Commercial Grade: - 30°C to +85°C, extending 105°C4

■ Package Information

Lead-free RoHS compliance and Halogen-free

■ Density, Signals and Addressing

Items	Width x Length x Height	Ball pitch		Itama	4Gb ((SDP)	8Gb (DDP)	
(FBGA Package)	(mm)	(mm)		Items	X16	X32	X64(2ch)	
				<u>cs</u>	C	S	CS_a/b	
168b PoP	12.00 x 12.00 x 0.83	0.50	С	K/CK/CKE	CK / C	₹/ CKE	CK / CK / CKE_a/b	
				DQ	[15:0]	[31:0]	[31:0] _a/b	
		0.65/0.80		DQS/DM	[1:0] / [1:0]	[3:0] / [3:0]	[3:0] _a/b / [3:0] _a/b	
178b	10.50 x 11.50 x 0.83	Mixed		CA	CA[9:0]	CA[9:0] _a/b	
			Е	Bank Addr.	BA[2:0]			
216b PoP	12.00 x 12.00 x 0.83	0.40	F	Row Addr. ³		R[13:0]		
2100101	12.00 X 12.00 X 0.03	0.40	Co	lumn Addr.³	C[10:0]	C[9:0]	C[9:0]	
				Tc≦85°C	3.9µs			
256b PoP	14.00 x 14.00 x 0.83	0.40	tREFI	85°C <tc≦95°c< td=""><td></td><td>1.95µs</td><td></td></tc≦95°c<>		1.95µs		
				95°C <tc≦105°c< td=""><td></td><td></td></tc≦105°c<>				

- NOTE 1 Depending on ballout, ODT pin may be NOT supported so ODT die pad is connected to Vss inside the package.
- NOTE 2 Write Leveling DQ feedback on all DQs
- NOTE 3 Row and Column Addresses values on the CA bus that are not used are "don't care."
- NOTE 4 AC/DC will be derated when above 85 °C



Ordering Information

					Speed				
Density	Organization	Part Number	Package	TCK (ns)	Data Rate (Mb/s/pin)	RL			
		Commer	rcial Grade						
	420M v 22	NT6CL128M32DQ-H1	168-Ball PoP	1.07	1866	14			
4Gb (SDP)		NT6CL128M32DM-H1	170 D-II	1.07	1866	14			
	256M x 16	NT6CL256M16DM-H1	178-Ball	1.07	1866	14			
8Gb	128M x 64	NT6CL128T64DR-H1	216-Ball PoP	1.07	1866	14			
(DDP)	(2-CH)	NT6CL128T64D4-H1	256-Ball PoP	1.07	1866	14			

> Device Version D = 4th version



NANYA Mobile LPDDR3 Part Number Naming Guide 128M32 **6C** D **H1** NT **NANYA Technology** N/A =Commercial Grade Speed **Product Family** H1 = 1866Mbps @ RL=14 6C = LPDDR3 SDRAM **Package Code** Interface & Power (VDD1, VDD2, VDDQ, VDDCA) ROHS+Halogen-Free L = HSUL_12 (1.8V, 1.2V, 1.2V, 1.2V) Q = 168-Ball PoP-FBGA M = 178-Ball FBGA R = 216-Ball 2-CH PoP-FBGA Organization (Depth, Width) 4 = 256-Ball 2-CH PoP-FBGA 4Gb = 128M32, 256M16 8Gb = 128T64

NOTE: M=Mono; T=DDP

Operating Frequency

The backward compatibility of each frequency is listed in the following table. If an application operates at specific frequency which is not defined herein but within the highest and the lowest frequencies, then the comparative loose specifications to DRAM must be adopted from the neighboring defined frequency. Please confirm with NTC when the operating frequency is slower than the defined frequency.

Frequency[MHz]	933	800	667	
RL[nCK]	14	12	10	Unit
VDDQ[V]	1.2	1.2	1.2	
NT6CL128M32DQ-H1				
NT6CL128M32DM-H1				
NT6CL256M16DM-H1	1866	1600	1333	Mbps
NT6CL128T64DR-H1				
NT6CL128T64D4-H1				

Notes:


Any part number also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but has been verified.





Package Block Diagram Single Die, Single Channel Package Part Number: NT6CL128M32DQ-XXX

Available: 168-ball PoP-FBGA SDP X32_1ch




NOTE 1 ODT pin is NOT supported. ODT die pad is connected to VSS inside the package.



Package Block Diagram


Single Die, Single Channel Package Part Number: NT6CL128M32DM-XXX

Available: 178-ball FBGA SDP X32_1ch



Single Die, Single Channel Package Part Number: NT6CL256M16DM-XXX


Available: 178-ball FBGA SDP X16_1ch



Package Block Diagram

Dual Die, Dual Channel Package Part Number: NT6CL128T64DR-XXX


Available: 216-ball PoP-FBGA SDP X32_2ch



Package Block Diagram

Signals of Dual Die, Dual Channel Package Part Number: NT6CL128T64D4-XXX

Available: 256-ball PoP-FBGA SDP X32_2ch





Ball Assignments LPDDR3 168-ball PoP-FBGA SDP X32_1ch

Part Number: NT6CL128M32DQ-XXX

< TOP View>

See the balls through the package

A1																								
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	ı
Α	DNU	DNU	DNU	DNU	DNU	DNU	DNU	DNU	DNU	DNU	VDD1	VSS	DQ30	DQ29	VSS	DQ26	DQ25	VSS	DQS3	VDD1	VSS	DNU	DNU	Α
В	DNU	DNU	VDD1	DNU	DNU	DNU	DNU	DNU	DNU	VSS	VDD2	DQ31	VDDQ	DQ28	DQ27	VDDQ	DQ24	DQS3	VDDQ	DM3	VDD2	DNU	DNU	В
С	VSS	VDD2																				DQ15	VSS	С
D	DNU	DNU																				VDDQ	DQ14	D
Е	DNU	DNU																				DQ12	DQ13	Е
F	DNU	DNU																				DQ11	VSS	F
G	DNU	DNU																				VDDQ	DQ10	G
Н	DNU	DNU																				DQ8	DQ9	н
J	DNU	DNU																				DQS1	VSS	J
К	DNU	DNU																				VDDQ	DQS1	К
L	DNU	DNU																				VDD2	DM1	L
М	DNU	VSS																				VrefDQ	VSS	м
N	DNU	VDD1																				VDD1	DM0	N
P	ZQ	VrefCA																				DQSO	VSS	P
r R	VSS	VDD2																				VDDQ	DQS0	R
Т	CA9	CA8																				DQ6	DQ7	Т
U	CA7	VDDCA																				DQ5	VSS	U
V	VSS	CA6																				VDDQ	DQ4	V
W	CA5	VDDCA																				DQ2	DQ3	W
Υ	CK	CK																				DQ1	VSS	Υ
AA	VSS	VDD2																				VDDQ	DQ0	AA
AB	DNU	DNU	CS	NC	VDD1	CA1	VSS	CA3	CA4	VDD2	VSS	DQ16	VDDQ	DQ18	DQ20	VDDQ	DQ22	DQS2	VDDQ	DM2	VDD2	DNU	DNU	AB
AC	DNU	DNU	CKE	NC	VSS	CA0	CA2	VDDCA	DNU	DNU	NC	VSS	DQ17	DQ19	VSS	DQ21	DQ23	VSS	DQS2	VDD1	VSS	DNU	DNU	AC
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	

NOTE 1 Do Not Use (DNU)

NOTE 2 Top View, A1 in Top Left Corner

NOTE 3 ODT pin is NOT supported. ODT die pad is connected to VSS inside the package.

Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)



Ball Assignments LPDDR3 178-ball FBGA SDP X32_1ch

Part Number: NT6CL128M32DM-XXX

< TOP View>

See the balls through the package

A1														
	1	2	3	4	5	6	7	8	9	10	11	12	13	•
Α	DNU	DNU	VDD1	VDD1	VDD1	VDD1		VDD2	VDD2	VDD1	VDDQ	DNU	DNU	Α
В	DNU	VSS	ZQ	NC	VSS	VSS		DQ31	DQ30	DQ29	DQ28	VSS	DNU	В
С		CA9	VSS	NC	VSS	VSS		DQ27	DQ26	DQ25	DQ24	VDDQ		С
D		CA8	VSS	VDD2	VDD2	VDD2		DM3	DQ15	DQS3	DQS3	VSS		D
Е		CA7	CA6	VSS	VSS	VSS		VDDQ	DQ14	DQ13	DQ12	VDDQ		Е
F		VDDCA	CA5	VSS	VSS	VSS		DQ11	DQ10	DQ9	DQ8	VSS		F
G		VDDCA	VSS	VSS	VDD2	VSS		DM1	VSS	DQS1	DQS1	VDDQ		G
Н		VSS	VDDCA	VREFCA	VDD2	VDD2		VDDQ	VDDQ	VSS	VDDQ	VDD2		Н
J		CK	СК	VSS	VDD2	VDD2		ODT	VDDQ	VDDQ	VREFDQ	VSS		J
К		VSS	CKE	NC	VDD2	VDD2		VDDQ	NC	VSS	VDDQ	VDD2		К
L		VDDCA	CS	NC	VDD2	VSS		DM0	VSS	DQS0	DQS0	VDDQ		L
М		VDDCA	CA4	VSS	VSS	VSS		DQ4	DQ5	DQ6	DQ7	VSS		М
N		CA2	CA3	VSS	VSS	VSS		VDDQ	DQ1	DQ2	DQ3	VDDQ		N
Р		CA1	VSS	VDD2	VDD2	VDD2		DM2	DQ0	DQS2	DQS2	VSS		Р
R		CA0	NC	VSS	VSS	VSS		DQ20	DQ21	DQ22	DQ23	VDDQ		R
Т	DNU	VSS	VSS	VSS	VSS	VSS		DQ16	DQ17	DQ18	DQ19	VSS	DNU	Т
U	DNU	DNU	VDD1	VDD1	VDD1	VDD1		VDD2	VDD2	VDD1	VDDQ	DNU	DNU	U
I	1	2	3	4	5	6	7	8	9	10	11	12	13	•

NOTE 1 Do Not Use (DNU)

NOTE 2 Top View, A1 in Top Left Corner

Ball Assignments LPDDR3 178-ball FBGA SDP X16_1ch

Part Number: NT6CL256M16DM-XXX

< TOP View>

See the balls through the package

A1														
	1	2	3	4	5	6	7	8	9	10	11	12	13	-
Α	DNU	DNU	VDD1	VDD1	VDD1	VDD1		VDD2	VDD2	VDD1	VDDQ	DNU	DNU	Α
В	DNU	VSS	ZQ	NC	VSS	VSS		NC	NC	NC	NC	VSS	DNU	В
С		CA9	VSS	NC	VSS	VSS		NC	NC	NC	NC	VDDQ		С
D		CA8	VSS	VDD2	VDD2	VDD2		NC	DQ15	NC	NC	VSS		D
Е		CA7	CA6	VSS	VSS	VSS		VDDQ	DQ14	DQ13	DQ12	VDDQ		Е
F		VDDCA	CA5	VSS	VSS	VSS		DQ11	DQ10	DQ9	DQ8	VSS		F
G		VDDCA	VSS	VSS	VDD2	VSS		DM1	VSS	DQS1	DQS1	VDDQ		G
Н		VSS	VDDCA	VREFCA	VDD2	VDD2		VDDQ	VDDQ	VSS	VDDQ	VDD2		н
J		CK	СК	VSS	VDD2	VDD2		ODT	VDDQ	VDDQ	VREFDQ	VSS		J
К		VSS	CKE	NC	VDD2	VDD2		VDDQ	NC	VSS	VDDQ	VDD2		К
L		VDDCA	CS	NC	VDD2	VSS		DM0	VSS	DQS0	DQS0	VDDQ		L
М		VDDCA	CA4	VSS	VSS	VSS		DQ4	DQ5	DQ6	DQ7	VSS		М
N		CA2	CA3	VSS	VSS	VSS		VDDQ	DQ1	DQ2	DQ3	VDDQ		N
Р		CA1	VSS	VDD2	VDD2	VDD2		NC	DQ0	NC	NC	VSS		Р
R		CA0	NC	VSS	VSS	VSS		NC	NC	NC	NC	VDDQ		R
Т	DNU	VSS	VSS	VSS	VSS	VSS		NC	NC	NC	NC	VSS	DNU	Т
U	DNU	DNU	VDD1	VDD1	VDD1	VDD1		VDD2	VDD2	VDD1	VDDQ	DNU	DNU	U
	1	2	3	4	5	6	7	8	9	10	11	12	13	

NOTE 1 Do Not Use (DNU)

NOTE 2 Top View, A1 in Top Left Corner




Ball Assignments LPDDR3 216-ball PoP-FBGA DDP X32_2ch

Part Number: NT6CL128T64DR-XXX

< TOP View>

See the balls through the package



NOTE 1 Top View, A1 in Top Left Corner




Ball Assignments

LPDDR3 256-ball PoP-FBGA DDP X32_2ch

Part Number: NT6CL128T64D4-XXX

< TOP View>

See the balls through the package



NOTE 1 Do Not Use (DNU)

NOTE 2 Top View, A1 in Top Left Corner

NOTE 3 In case ODT function is not used, ODT pin should be considerd as NC.



Level: Property



11.00 BSC

Package Outline Drawing

168-ball Part Number: NT6CL128M32DQ-XXX

12.00 +/- 0.10

Unit: mm * BSC (Basic Spacing between Center) BOTTOM VIEW TOP VIEW max 0.83 PIN A1 11.00 BSC INDEX 0.50 BSC 0.30+/-0.05 0.10 BSC 0.50 αį

168 X Øb

0.35+/-0.05


4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

NTC Proprietary Level: Property LPDDR3 4Gb/8Gb(DDP) SDRAM



Package Outline Drawing

178-ball Part Number: NT6CL128M32DM-XXX, NT6CL256M16DM-XXX



Level: Property
LPDDR3 4Gb/8Gb(DDP) SDRAM


4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)



216-ball Part Number: NT6TL128T64DR-XXX

Unit: mm

* BSC (Basic Spacing between Center)




256-ball Package Outline Drawing

Part Number: NT6CL128T64D4-XXX

Unit: mm

* BSC (Basic Spacing between Center)







NTC Proprietary

Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

Ball Definition and Descriptions

Ball Definiti	on and	Descriptions
Symbol	Туре	Function
ск, ск	Input	Clock: CK and $\overline{\text{CK}}$ are differential clock inputs. All Double Data Rate (DDR) CA inputs are sampled on both positive and negative edge of CK. Single Data Rate (SDR) inputs, $\overline{\text{CS}}$ and CKE, are sampled at the positive Clock edge. Clock is defined as the differential pair, CK and $\overline{\text{CK}}$. The positive Clock edge is defined by the crosspoint of a rising CK and a falling $\overline{\text{CK}}$. The negative Clock edge is defined by the crosspoint of a falling $\overline{\text{CK}}$.
CKE	Input	Clock Enable: CKE HIGH activates and CKE LOW deactivates internal clock signals and therefore device input buffers and output drivers. Power savings modes are entered and exited through CKE transitions. CKE is considered part of the command code. See Command Truth Table for command code descriptions. CKE is sampled at the positive Clock edge.
cs cs	Input	Chip Select: $\overline{\text{CS}}$ is considered part of the command code. See Command Truth Table for command code descriptions. $\overline{\text{CS}}$ is sampled at the positive Clock edge.
CA0 – CA9	Input	DDR Command/Address Inputs: Uni-directional command/address bus inputs. CA is considered part of the command code. See Command Truth Table for command code descriptions.
For x16 DM0 – DM1 For x32 DM0 - DM3	Input	Input Data Mask: DM is the input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a Write access. DM is sampled on both edges of DQS. Although DM is for input only, the DM loading shall match the DQ and DQS (or \overline{DQS}). For x16 and x32 devices, DM0 is the input data mask signal for the data on DQ0-7. DM1 is the input data mask signal for the data on DQ8-15. For x32 devices, DM2 is the input data mask signal for the data on DQ16-23 and DM3 is the input data mask signal for the data on DQ24-31.
For x16 DQ0 - DQ15 For x32 DQ0 - DQ31	Input/output	Data Inputs/Output: Bi-directional data bus
For x16 DQS0-1, DQS0-1 For x32 DQS0-3, DQS0-3	Input/output	Data Strobe (Bi-directional, Differential): The data strobe is bi-directional (used for read and write data) and differential (DQS and \overline{DQS}). It is output with read data and input with write data. DQS is edge-aligned to read data and centered with write data. For x16 DQS0 and $\overline{DQS0}$ correspond to the data on DQ0 - DQ7, DQS1 and $\overline{DQS1}$ to the data on DQ8 - DQ15, For x32 DQS0 and $\overline{DQS0}$ correspond to the data on DQ0 - DQ7, DQS1 and $\overline{DQS1}$ to the data on DQ8 - DQ15, DQS2 and $\overline{DQS2}$ to the data on DQ16 - DQ23, DQS3 and $\overline{DQS3}$ to the data on DQ24 - DQ31.
ODT	Input	On-Die Termination: This signal enables and disables termination on the DRAM DQ bus according to the specified mode register settings.



Symbol

ZQ

 $V_{\rm DD1}$

V_{DD2}

VDDQ

VDDCA

VREFCA

VREFDQ

Vss

NC

Type

Reference

Supply

Supply

Supply

Supply

Supply

Supply

Supply

Ground

which is tied to V_{SS}.

Preliminary

NTC Proprietary Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

Function External Reference ball for ZQ Calibration: This ball is tied to an external 240 Ω resistor (RZQ), Core Power Supply 1: Core power supply Core Power Supply 2: Core power supply I/O Power Supply: Power supply for Data input/output buffers. **Input Receiver Power Supply:** Power supply for CA0-9, CKE, $\overline{\text{CS}}$, CK, and $\overline{\text{CK}}$ input buffers. Reference Voltage for CA Command and Control Input Receiver: Reference voltage for all

NOTE 1: The signal may show up in a different symbol but it indicates to the same thing. e.g., $/CK = CK\# = \overline{CK} = CK_n = CK_c$,
$/DQS = DQS\# = \overline{DQS} = DQSb = DQS_n = DQS_c$, $/CS = CS\# = \overline{CS} = CSb = CS_n$.

No Connect: No internal electrical connection is present.

Reference Voltage for DQ Input Receiver: Reference voltage for all data input buffers.

CA0-9, CKE, CS, CK, and CK input buffers.

NOTE 2: Data includes DQ and DM.





NTC Proprietary

Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM

8Gb: NT6CL128T64DR(4)

Functional Descriptions

8Gb LPDDR3-SDRAM has 8,589,934,592 bits and 16Gb LPDDR3-SDRAM has 17,179,869,184 bits. These devices are high-speed synchronous DRAM devices internally configured as an 8-bank memory and use a double data rate architecture on the Command/Address (CA) bus to reduce the number of input pins in the system. The 10-bit CA bus contains command, address, and bank information. Each command uses one clock cycle, during which command information is transferred on both the positive and negative edge of the clock.

These devices also use a double data rate architecture on the DQ pins to achieve high speed operation. The double data rate architecture is essentially an 8n prefetch architecture with an interface designed to transfer two data bits per DQ every clock cycle at the I/O pins. A single read or write access for the device effectively consists of a single 8n-bit wide, one clock cycle data transfer at the internal DRAM core and eight corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins.

Read and write accesses are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an Activate command, which is then followed by a Read or Write command. The address and BA bits registered coincident with the Activate command are used to select the row and the bank to be accessed. The address bits registered coincident with the Read or Write command are used to select the bank and the starting column location for the burst access.


Prior to normal operation, the device must be initialized. The following section provides detailed information covering device initialization, register definition, command description and device operation.

Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)



Functional Block Diagram





Preliminary

NTC Proprietary Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM

4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)


Simplified Bus Interface State Diagram

LPDDR3-SDRAM state diagram provides a simplified illustration of allowed state transitions and the related commands to control them. For a complete definition of the device behavior, the information provided by the state diagram should be integrated with the truth tables and timing specification.

The truth tables provide complementary information to the state diagram, they clarify the device behavior and the applied restrictions when considering the actual state of all the banks.



Simplified State Diagram



Abbr.	Function	Abbr.	Function	Abbr.	Function
ACT	Active	PD	Enter Power Down	SREF	Enter self refresh
RD(A)	Read (w/ Autoprecharge)	PDX	Exit Power Down	SREFX	Exit self refresh
WR(A)	Write (w/ Autoprecharge)	DPD	Enter Deep Power Down		
PR(A)	Precharge (All)	DPDX	Exit Deep Power Down		
MRW	Mode Register Write	REF	Refresh		
MRR	Mode Register Read	RESET	Reset is achieved through MRW command		





NTC Proprietary

Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

Absolute Maximum DC Ratings

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Absolute Maximum DC Ratings

Parameter	Symbol	Min	Max	Units	Notes
$V_{ t DD1}$ supply voltage relative to $V_{ t SS}$	$V_{ extsf{DD1}}$	-0.4	2.3	V	1
$V_{ extsf{DD2}}$ supply voltage relative to $V_{ extsf{SS}}$	$V_{ m DD2}$	-0.4	1.6	٧	1
$V_{ extsf{DDCA}}$ supply voltage relative to $V_{ extsf{SS}}$	$V_{ exttt{DDCA}}$	-0.4	1.6	٧	1,2
$V_{ extsf{DDQ}}$ supply voltage relative to $V_{ extsf{SS}}$	$V_{ exttt{DDQ}}$	-0.4	1.6	٧	1,3
Voltage on any ball relative to $V_{ m SS}$	V_{IN},V_{OUT}	-0.4	1.6	٧	
Storage Temperature	T_{STG}	-55	125	°C	4

NOTE 1 See "Power-Ramp" section for relationships between power supplies.

NOTE 2 $V_{\text{REFCA}} \le 0.6 \text{ x } V_{\text{DDCA}}$; however, V_{REFCA} may be $\ge V_{\text{DDCA}}$ provided that $V_{\text{REFCA}} \le 300 \text{mV}$.

NOTE 3 $V_{\text{REFDQ}} \le 0.7 \text{ x } V_{\text{DDQ}}$; however, V_{REFDQ} may be $\ge V_{\text{DDQ}}$ provided that $V_{\text{REFDQ}} \le 300 \text{mV}$.

NOTE 4 Storage Temperature is the case surface temperature on the center/top side of the LPDDR3 device. For the measurement conditions, please refer to JESD51-2 standard.



NTC Proprietary

Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

AC/DC Operating Conditions

Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the LPDDR3 device must be powered down and then restarted through the specialized initialization sequence before normal operation can continue.

Recommended DC Operating Conditions

Count of		Voltage		DDAM	T7:4
Symbol	Min	Тур	Max	DRAM	Unit
$V_{ exttt{DD1}}$	1.70	1.80	1.95	Core Power1	V
$V_{ extsf{DD2}}$	1.14	1.20	1.30	Core Power2	V
$V_{ m DDCA}$	1.14	1.20	1.30	Input Buffer Power	V
$V_{ exttt{DDQ}}$	1.14	1.20	1.30	I/O Buffer Power	V

NOTE 1 $V_{\rm DD1}$ uses significantly less current than $V_{\rm DD2}$.

NOTE 2 The voltage range is for DC voltage only. DC is defined as the voltage supplied at the DRAM and is inclusive of all noise up to 1MHz at the DRAM package ball.

Input Leakage Current

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Input Leakage current	I _L	-2	2	uA	1, 2
$V_{ t REF}$ supply leakage current	I_{VREF}	-1	1	uA	3, 4

NOTE 1 For CA, CKE, $\overline{\text{CS}}$, CK, $\overline{\text{CK}}$. Any input $0\text{V} \le V_{\text{IN}} \le V_{\text{DDCA}}$ (All other pins not under test = 0V)

NOTE 2 Although DM is for input only, the DM leakage shall match the DQ and \overline{DQS} output leakage specification.

NOTE 3 The minimum limit requirement is for testing purposes. The leakage current on V_{REFCA} and V_{REFDQ} pins should be minimal.

NOTE 4 $V_{\text{REFDQ}} = V_{\text{DDQ}}/2$ or $V_{\text{REFCA}} = V_{\text{DDCA}}/2$. (All other pins not under test = 0V)



Preliminary

Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

Operating Temperature Range

Parameter/Condition	Symbol	Min	Max	Unit
Standard	T	-30	85	٥,
Elevated	T_{OPER}	85	105	٠٠

- NOTE 1 Operating Temperature is the case surface temperature on the center-top side of the LPDDR3 device. For the measurement conditions, please refer to JESD51-2 standard.
- NOTE 2 Some applications require operation of LPDDR3 in the maximum temperature conditions in the Elevated Temperature Range between 85°C and 105°C case temperature. For LPDDR3 devices, derating may be necessary to operate in this range. See MR4.
- NOTE 3 Either the device case temperature rating or the temperature sensor may be used to set an appropriate refresh rate, determine the need for AC timing de-rating and/or monitor the operating temperature. When using the temperature sensor, the actual device case temperature may be higher than the T_{OPER} rating that applies for the Standard or Elevated Temperature Ranges. For example, T_{CASE} may be above 85°C when the temperature sensor indicates a temperature of less than 85°C.

AC/DC Input Level

AC and DC Logic Input Levels for Single-Ended Signals

Single-Ended AC and DC Input Levels for CA and $\overline{\text{CS}}$ Inputs

Country of			/1600	1866		T I 94	Nistan
Symbol	Parameter	Min	Max	Min	Max	Unit	Notes
V _{IHCA} (AC)	AC input logic high	V _{Ref} + 0.150	Note 2	V _{Ref} + 0.135	Note 2	V	1, 2
V _{ILCA} (AC)	AC input logic low	Note 2	V _{Ref} - 0.150	Note 2	V _{Ref} - 0.135	V	1, 2
V _{IHCA} (DC)	DC input logic high	V _{Ref} + 0.100	$V_{ exttt{DDCA}}$	V _{Ref} + 0.100	$V_{ extsf{DDCA}}$	V	1
V _{ILCA} (DC)	DC input logic low	Vss	V _{Ref} - 0.100	Vss	V _{Ref} - 0.100	V	1
V _{RefCA} (DC)	Reference Voltage for CA and CS inputs	0.49 * V _{DDCA}	0.51 * <i>V</i> ddca	0.49 * V _{DDCA}	0.51 * <i>V</i> _{DDCA}	V	3, 4

NOTE 1 For CA and $\overline{\text{CS}}$ input only pins. $V_{\text{Ref}} = V_{\text{RefCA(DC)}}$.

NOTE 2 Overshoot and Undershoot Specifications.

NOTE 3 The ac peak noise on V_{RefCA} may not allow V_{RefCA} to deviate from $V_{RefCA(DC)}$ by more than \pm 1% V_{DDCA} (for reference:

approx. ± 12 mV).

NOTE 4 For reference: approx. $V_{DDCA}/2 \pm 12$ mV.

Single-Ended AC and DC Input Levels for CKE

Symbol	Symbol Parameter Min		Max	Unit	Notes	
V_{IHCKE}	CKE Input High Level	0.65 * V _{DDCA}	Note 1	٧	1	
V_{ILCKE}	V _{ILCKE} CKE Input Low Level		0.35 * V _{DDCA}	٧	1	
NOTE 1 Overshoot and Undershoot Specifications.						

Preliminary

Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

Single-Ended AC and DC Input Levels for DQ and DM

Cymbal	Domomoton	1333/	1600	18	66	Unit	Notes
Symbol	Parameter	Min	Max	Min	Max	Unit	Notes
$V_{IHDQ}(AC)$	AC input logic high	V _{Ref} + 0.150	Note 2	V _{Ref} + 0.135	Note 2	٧	1, 2, 5
$V_{\rm ILDQ}(AC)$	AC input logic low	Note 2	V _{Ref} - 0.150	Note 2	V _{Ref} - 0.135	V	1, 2, 5
$V_{IHDQ}(DC)$	DC input logic high	V _{Ref} + 0.100	$V_{ exttt{DDQ}}$	V _{Ref} + 0.100	$V_{ extsf{DDQ}}$	V	1
$V_{ILDQ}(DC)$	DC input logic low	V_{SS}	V _{Ref} - 0.100	$V_{\rm SS}$	V _{Ref} - 0.100	V	1
$V_{RefDQ}(DC)$ (DQ ODT disabled)	Reference Voltage for DQ, DM inputs	0.49 * V _{DDQ}	0.51 * V _{DDQ}	0.49 * V _{DDQ}	0.51 * V _{DDQ}	>	3, 4
$V_{\text{RefDQ}}(\text{DC})$ (DQ ODT enabled)	Reference Voltage for DQ, DM inputs	V _{ODTR} /2 - 0.01 * V _{DDQ}	V _{ODTR} /2 + 0.01 * V _{DDQ}	V _{ODTR} /2 - 0.01 * V _{DDQ}	V _{ODTR} /2 + 0.01 * V _{DDQ}	V	3, 5, 6

NOTE 1 For DQ input only pins. $V_{Ref} = V_{RefDQ(DC)}$.

NOTE 2 Overshoot and Undershoot Specifications.

NOTE 3 The ac peak noise on V_{RefDQ} may not allow V_{RefDQ} to deviate from $V_{\text{RefDQ(DC)}}$ by more than \pm 1% V_{DDQ} (for reference: approx. \pm 12 mV).

NOTE 4 For reference: approx. $V_{DDQ}/2 \pm 12$ mV.

NOTE 5 For reference: approx. $V_{ODTR}/2 \pm 12 \text{ mV}$.

NOTE 6 R_{ON} and R_{ODT} nominal mode register programmed values are used for the calculation of V_{ODTR} . For testing purposes a controller RON value of 50 Ω is used.

$$VODTR = \frac{2RON + RTT}{RON + RTT} \times VDDQ$$

8Gb: NT6CL128T64DR(4)


LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM



VREF Tolerances

The dc-tolerance limits and ac-noise limits for the reference voltages V_{RefCA} and V_{RefDQ} are illustrated below. It shows a valid reference voltage $V_{Ref}(t)$ as a function of time. (V_{Ref} stands for V_{RefCA} and V_{RefDQ} likewise). V_{DD} stands for V_{DDCA} for V_{RefCA} and V_{DDQ} for V_{RefDQ} . $V_{REF(DC)}$ is the linear average of $V_{Ref}(t)$ over a very long period of time (e.g. 1 sec) and is specified as a fraction of the linear average of V_{DDQ} or V_{DDCA} also over a very long period of time (e.g. 1 sec). This average has to meet the min/max requirements. Furthermore $V_{Ref}(t)$ may temporarily deviate from $V_{REF(DC)}$ by no more than \pm 1% V_{DD} . $V_{Ref}(t)$ cannot track noise on V_{DDQ} or V_{DDCA} if this would send V_{Ref} outside these specifications.

V_{REF} DC Tolerance and V_{REF} AC Noise Limits



The voltage levels for setup and hold time measurements $V_{IH(AC)}$, $V_{IH(DC)}$, $V_{IL(AC)}$ and $V_{IL(DC)}$ are dependent on V_{Ref} . " V_{Ref} "shall be understood as $V_{REF(DC)}$ above.


This clarifies that dc-variations of VRef affect the absolute voltage a signal has to reach to achieve a valid high or low level and therefore the time to which setup and hold is measured. System timing and voltage budgets need to account for VREF(DC) deviations from the optimum position within the data-eye of the input signals.

This also clarifies that the LPDDR3 setup/hold specification and derating values need to include time and voltage associated with VRef ac-noise. Timing and voltage effects due to ac-noise on VRef up to the specified limit (+/-1% of VDD) are included in LPDDR3 timings and their associated deratings.



Input Signal

LPDDR3-1866 to LPDDR3-1333 Input Signal




NOTE 1 Numbers reflect typical values.

NOTE 2 For CA[9:0], CK, $\overline{\text{CK}}$, and $\overline{\text{CS}}$, VDD stands for VDDCA. For DQ, DM, DQS, $\overline{\text{DQS}}$, and ODT, VDD stands for VDDQ.

NOTE 3 For CA[9:0], CK, $\overline{\text{CK}}$, and $\overline{\text{CS}}$, VSS stands for VSS. For DQ, DM, DQS, $\overline{\text{DQS}}$, and ODT, VSS stands for VSS.

AC and DC Logic Input Levels for Differential Signals

Differential AC Swing Time and "time above ac-level" tDVAC





\$

NTC Proprietary

Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

Differential swing requirements for clock (CK - CK) and strobe (DQS - DQS)

For CK and \overline{CK} , VREF = VREFCA(DC); For DQS and \overline{DQS} , VREF = VREFDQ(DC)

Differential AC and DC Input Levels

Symbol	Parameter	Va	Unit	Notes	
Symbol	- Tarameter		Max		110103
$V_{IHdiff(dc)}$	Differential input high	2 x (V _{IH} (dc) - V _{Ref})	Note 3	V	1
$V_{ILdiff(dc)}$	Differential input low	Note 3	2 x (V _{IL} (dc) - V _{Ref})	V	1
$V_{IHdiff(ac)}$	Differential input high ac	2 x (V _{IH} (ac) - V _{Ref})	Note 3	V	2
$V_{ILdiff(ac)}$	Differential input low ac	Note 3	2 x (V _{IL} (ac) - V _{Ref})	V	2

- NOTE 1 Used to define a differential signal slew-rate. For CK $\overline{\text{CK}}$ use $V_{\text{IH}}/V_{\text{IL}(\text{dc})}$ of CA and V_{REFCA} ; for DQS $\overline{\text{DQS}}$, use $V_{\text{IH}}/V_{\text{IL}(\text{dc})}$ of DQs and V_{REFDQ} ; if a reduced dc-high or dc-low level is used for a signal group, then the reduced level applies also here.
- NOTE 2 For CK $\overline{\text{CK}}$ use $V_{\text{IH}}/V_{\text{IL(ac)}}$ of CA and V_{REFCA} ; for DQS $\overline{\text{DQS}}$, use $V_{\text{IH}}/V_{\text{IL(ac)}}$ of DQs and V_{REFDQ} ; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here.
- NOTE 3 These values are not defined, however the single-ended signals CK, $\overline{\text{CK}}$, DQS, and $\overline{\text{DQS}}$ need to be within the respective limits ($V_{\text{IH}(dc)}$ max, $V_{\text{IL}(dc)\text{min}}$) for single-ended signals as well as the limitations for overshoot and undershoot. Refer to Overshoot and Undershoot Specifications.
- NOTE 4 For CK and \overline{CK} , $V_{Ref} = V_{RefCA(DC)}$. For DQS and \overline{DQS} , $V_{Ref} = V_{RefDQ(DC)}$.

Allowed time before ringback tDVAC for Strobe (DQS - DQS)

Slew Rate [V/ns]	t _{DVAC} [ps] @ V _{IH/Ldiff(ac)} = 270mV 1866Mbps		t _{DVAC} [ps]		tDVAC [ps] $@ V_{\text{IH/Ldiff(ac)}} = 300 \text{mV } 1333 \text{Mbps}$	
	min	max	min	max	min	max
> 8.0	40	_	48	_	58	_
8.0	40	ı	48	_	58	_
7.0	39	1	46	_	56	_
6.0	36	1	43	_	53	_
5.0	33	1	40	_	50	_
4.0	29	-	35	_	45	_
3.0	21	-	27	_	37	_
< 3.0	21	_	27	_	37	_

Allowed time before ringback tDVAC for Clock (CK - CK)


Slew Rate [V/ns]	$t_{ m DVAC}$ [ps] @ $ V_{ m IH/Ldiff(ac)} =$ 270mV 1866Mbps		$t_{ m DVAC}$ [ps] @ $ V_{ m IH/Ldiff(ac)} = 300 { m mV}$ 1600Mbps		$t_{ m DVAC}$ [ps] @ $ V_{ m IH/Ldiff(ac)} = 300 { m mV}$ 1333Mbps	
	min	max	min	max	min	max
> 8.0	40	_	48	_	58	_
8.0	40	ı	48	_	58	_
7.0	39	_	46	_	56	_
6.0	36	_	43	_	53	_
5.0	33	_	40	_	50	_
4.0	29	_	35	_	45	_
3.0	21		27	_	37	_
< 3.0	21	_	27	_	37	_

Single-ended requirements for differential signals

Each individual component of a differential signal (CK, DQS, $\overline{\text{CK}}$, or $\overline{\text{DQS}}$) has also to comply with certain requirements for single-ended signals. The applicable AC levels for CA and DQ differ by speed bin.

- CK and $\overline{\text{CK}}$ shall meet VSEH(ac)min / VSEL(ac)max in every half-cycle.
- DQS, DQS shall meet VSEH(ac)min / VSEL(ac)max in every half-cycle preceeding and following a valid transition.

Note that the applicable ac-levels for CA and DQ's are different per speed-bin.



Note that while CA and DQ signal requirements are with respect to Vref, the single-ended components of differential signals have a requirement with respect to $V_{DDQ}/2$ for DQS, \overline{DQS} and $V_{DDCA}/2$ for CK, \overline{CK} ; this is nominally the same.

The transition of single-ended signals through the ac-levels is used to measure setup time. For single-ended components of differential signals the requirement to reach $V_{\text{SEL(ac)max}}$, $V_{\text{SEH(ac)min}}$ has no bearing on timing, but adds a restriction on the common mode characteristics of these signals (See tables: Single-Ended AC and DC Input Levels for CA and $\overline{\text{CS}}$ Inputs; Single-Ended AC and DC Input Levels for DQ and DM).



NTC Proprietary Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

Single-ended levels for CK, DQS, CK, DQS

Crombal	Parameter	Va	llue	TIm:4	Notes
Symbol Parameter		Min	Max	Unit	Notes
VSEH(AC150)	Single-ended high-level for strobes	$(V_{\rm DDQ}/2) + 0.150$	Note 3	V	1, 2
VSEH(AC150) Single-ended high-level for CK, $\overline{\text{CK}}$		(V _{DDCA} / 2) + 0.150	Note 3	٧	1, 2
WSEL/AC1EO)	Single-ended low-level for strobes	Note 3	(V _{DDQ} / 2) - 0.150	٧	1, 2
VSEL(AC150) Single-ended low-level for CK, CK		Note 3	(V _{DDCA} / 2) - 0.150	٧	1, 2
V SEH(AC135)	Single-ended high-level for strobes	$(V_{DDQ}/2) + 0.135$	Note 3	٧	1, 2
VSER(AC155)	Single-ended high-level for CK, CK	$(V_{\rm DDCA} / 2) + 0.135$	Note 3	٧	1, 2
V SEL(AC135)	Single-ended low-level for strobes	Note 3	(V _{DDQ} / 2) - 0.135	٧	1, 2
V3LL(ACISS)	Single-ended low-level for CK, $\overline{\text{CK}}$	Note 3	(V _{DDCA} / 2) - 0.135	٧	1, 2


- NOTE 1 For CK, \overline{CK} use V_{SEH}/V_{SEL(ac)} of CA; for strobes (DQS0, $\overline{DQS0}$, DQS1, $\overline{DQS1}$, DQS2, $\overline{DQS2}$, DQS3, $\overline{DQS3}$) use V_{IH}/V_{IL(ac)} of DQs.
- NOTE 2 $V_{\rm IH(ac)}/V_{\rm IL(ac)}$ for DQs is based on $V_{\rm REFDQ}$; $V_{\rm SEH(ac)}/V_{\rm SEL(ac)}$ for CA is based on $V_{\rm REFCA}$; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here
- NOTE 3 These values are not defined, however the single-ended signals CK, CK, DQS0, DQS0, DQS1, DQS1, DQS2, DQS2, DQS3, DQS3 need to be within the respective limits (V_{IH(de) max}, V_{IL(de)min}) for single-ended signals as well as the limitations for overshoot and undershoot. Refer to Overshoot and Undershoot Specifications.

LPDDR3 4Gb/8Gb(DDP) SDRAM

Preliminary 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

Differential Input Cross Point Voltage

To guarantee tight setup and hold times as well as output skew parameters with respect to clock and strobe, each cross point voltage of differential input signals (CK, $\overline{\text{CK}}$ and DQS, $\overline{\text{DQS}}$) must meet the requirements. The differential input cross point voltage V_{IX} is measured from the actual cross point of true and complement signals to the midlevel between of V_{DD} and $V_{\rm SS}$.



Crombal	Donomoton	Valu	Unit	Notes	
Symbol Parameter -		Min	Max	Omt	Notes
V IXCA	Differential Input Cross Point Voltage relative to V _{DDCA} /2 for CK, CK	- 120	120	mV	1,2
V IXDQ	Differential Input Cross Point Voltage relative to V _{DDQ} /2 for DQS, DQS	- 120	120	mV	1,2

NOTE 1 The typical value of $V_{\text{IX(AC)}}$ is expected to be about $0.5 \times V_{\text{DD}}$ of the transmitting device, and $V_{\text{IX(AC)}}$ is expected to track variations in $V_{\rm DD}$. $V_{\rm IX(AC)}$ indicates the voltage at which differential input signals must cross.

NOTE 2 For CK and $\overline{\text{CK}}$, $V_{\text{Ref}} = V_{\text{RefCA(DC)}}$. For DQS and $\overline{\text{DQS}}$, $V_{\text{Ref}} = V_{\text{RefDQ(DC)}}$.




Slew Rate Definitions for Differential Input Signals

Differential Input Slew Rate Definition

Description	Measured		D.C., 11.		
Description	from to		Defined by		
Differential input slew rate for rising edge (CK - $\overline{\text{CK}}$ and DQS - $\overline{\text{DQS}}$).	$V_{ILdiffmax}$	$V_{IHdiffmin}$	[V _{IHdiffmin -} V _{ILdiffmax}] / DeltaTRdiff		
Differential input slew rate for falling edge (CK - $\overline{\text{CK}}$ and DQS - $\overline{\text{DQS}}$). $V_{\text{ILdiffmin}}$ $V_{\text{ILdiffmax}}$ $[V_{\text{IHdiffmin}} - V_{\text{ILdiffmax}}]$ / DeltaTFdiff					
NOTE 1 The differential signal (i.e. CK - $\overline{\text{CK}}$ and DQS - $\overline{\text{DQS}}$) must be linear between these thresholds.					

Differential Input Slew Rate Definition for CK, $\overline{\text{CK}}$, DQS, and $\overline{\text{DQS}}$



AC and DC Output Measurement Levels

Single Ended AC and DC Output Levels

Symbol		Parameter	Value	Unit	Notes	
$V_{OH(DC)}$	DC output high	measurement level (for IV curve linearit	у)	0.9 x <i>V</i> _{DDQ}	V	1
V _{OL(DC)}	ODT disabled	DC output low measurement level	0.1 x <i>V</i> _{DDQ}	V	2	
V _{OL(DC)}	ODT enabled	(for IV curve linearity)	·			
V _{OH(AC)}	AC output high	measurement level (for output slew rate	e)	V _{REFDQ} + 0.12	V	
V _{OL(AC)}	AC output low	measurement level (for output slew rate)	V _{REFDQ} - 0.12	V	
,	loz		Min	-5	uA	
loz			Max	5	uA	

NOTE 1 $I_{OH} = -0.1 \text{mA}$. NOTE 2 $I_{OL} = 0.1 \text{mA}$.

NOTE 3 The minimum value is derived when using RTT,min and RON,max (±30% uncalibrated, ±15% calibrated).

Differential AC and DC Output Levels

Symbol	Parameter	Value	Unit	Notes
$V_{OHdiff(AC)}$	AC differential output high measurement level (for output SR)	+ 0.20 x V _{DDQ}	V	1
$V_{OLdiff(AC)}$	AC differential output low measurement level (for output SR)	- 0.20 x V _{DDQ}	V	2

NOTE 1 $I_{OH} = -0.1 \text{ mA}$. NOTE 2 $I_{OL} = 0.1 \text{ mA}$




Single Ended Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between $V_{OL(AC)}$ and $V_{OH(AC)}$ for single ended signals.

Single-ended Output Slew Rate Definition

Description	Meas	ured	Defined by
Description	from	to	Defined by
Single-ended output slew rate for rising edge	$V_{ ext{OL(AC)}}$	V _{OH(AC)}	[V _{OH(AC)} - V _{OL(AC)}] / DeltaTRse
Single-ended output slew rate for falling edge	V _{OH(AC)}	$V_{OL(AC)}$	[V _{OH(AC)} - V _{OL(AC)}] / DeltaTFse
NOTE Output slew rate is verified, and may not be	subject to prod	luction test.	





NTC Proprietary

Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

Single-ended Output Slew Rate

Doubleston	Compleal	Va	TI	
Parameter	Symbol	Min ¹	Max ²	Units
Single-ended Output Slew Rate (RON = 40Ω +/- 30%)	SRQse	1.5	4.0	V/ns
Output slew-rate matching Ratio (Pull-up to Pull-down)		0.7	1.4	

Description: SR: Slew Rate; Q: Query Output (like in DQ, which stands for Data-in, Query-Output); se: Single-ended Signals


- NOTE 1 Measured with output reference load.
- NOTE 2 The ratio of pull-up to pull-down slew rate is specified for the same temperature and voltage, over the entire temperature and voltage range. For a given output, it represents the maximum difference between pull-up and pull-down drivers due to process variation.
- NOTE 3 The output slew rate for falling and rising edges is defined and measured between $V_{OL(AC)}$ and $V_{OH(AC)}$.
- NOTE 4 Slew rates are measured under average SSO conditions, with 50% of DQ signals per data byte switching.

Differential Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between VOLdiff(AC) and VOHdiff(AC) for differential signals.

Differential Output Slew Rate Definition

Description	Meas	ured	Doffmod ha
Description	from	to	Defined by
Differential output slew rate for rising edge	$V_{OLdiff(AC)}$	$V_{OHdiff(AC)}$	$[V_{OHdiff(AC)} - V_{OLdiff(AC)}]$ / DeltaTRdiff
Differential output slew rate for falling edge	V _{OHdiff(AC)}	$V_{ ext{OLdiff(AC)}}$	[V _{OHdiff(AC)} - V _{OLdiff(AC)}] / DeltaTFdiff
NOTE 1 Output slew rate is verified, and may not b	e subject to pro	duction test.	



Differential Output Slew Rate

Parameter	Symbol	Va	Units	
rarameter	Symbol	Min	Min Max	
Differential Output Slew Rate ($R_{ON} = 40\Omega + /-30\%$)	SRQdiff	3.0	8.0	V/ns

Description: SR: Slew Rate; Q: Query Output (like in DQ, which stands for Data-in, Query-Output); diff: Differential Signals

NOTE 1 Measured with output reference load.

NOTE 2 The output slew rate for falling and rising edges is defined and measured between $V_{OL(AC)}$ and $V_{OH(AC)}$.

NOTE 3 Slew rates are measured under normal SSO conditions, with 50% of DQ signals per data byte switching.


Overshoot and Undershoot Specifications

AC Overshoot/Undershoot Specification

Parameter		1333	1600/1866	Units
Maximum peak amplitude allowed for overshoot area.	Max		V	
Maximum peak amplitude allowed for undershoot area.	Max		V	
Maximum area above VDD.	Max	0.12	0.10	V-ns
Maximum area below VSS.	Max	0.12	0.10	V-ns

- NOTE 1 V_{DD} stands for V_{DDCA} for CA[9:0], CK, \overline{CK} , \overline{CS} , and CKE. V_{DD} stands for V_{DDQ} for DQ, DM, ODT, DQS, and \overline{DQS} .
- NOTE 2 Vss stands for Vss for CA[9:0], CK, CK, CS, and CKE. Vss stands for Vss for DQ, DM, ODT, DQS, and DQS.
- NOTE 3 Maximum peak amplitude values are referenced from actual VDD and Vss values.
- NOTE 4 Maximum area values are referenced from maximm operating VDD and Vss values.

Overshoot and Undershoot Definition




- NOTE 1 VDD = VDDCA for CA[9:0], CK, $\overline{\text{CK}}$, $\overline{\text{CS}}$, and CKE. VDD = VDDQ for DQ, DM, DQS, $\overline{\text{DQS}}$, and ODT.
- NOTE 2 VSS = VSS for CA[9:0], CK, \overline{CK} , \overline{CS} , and CKE. VSS = VSS for DQ, DM, DQS, \overline{DQS} , and ODT.
- NOTE 3 Absolute maximum requirements apply.
- NOTE 4 Maximum peak amplitude values are referenced from actual VDD and Vss values.
- NOTE 5 Maximum area values are referenced from maximum operating VDD and Vss values.

Output buffer characteristics

HSUL_12 Driver Output Timing Reference Load

These 'Timing Reference Loads' are not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally one or more coaxial transmission lines terminated at the tester electronics.




NOTE 1 All output timing parameter values (tDQSCK, tDQSQ, tHZ, tRPRE, etc.) are reported with respect to this reference load. This reference load is also used to report slew rate.

ODT Levels and I-V Characteristics

On-Die Termination effective resistance, R_{TT} , is defined by mode register MR11[1:0]. ODT is applied to the DQ, DM, and DQS/ \overline{DQS} pins. A functional representation of the on-die termination is shown in the figure below.

 R_{TT} is defined by the following formula:

$$R_{\text{TTPU}} = (V_{\text{DDQ}} - V_{\text{Out}}) / |I_{\text{Out}}|$$



Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)



Parameter	Symbol	Min	Max	Units	Notes
Input capacitance, CK and $\overline{\text{CK}}$	C _{CK}	0.5	1.2	pF	1,2
Input capacitance delta, CK and $\overline{\text{CK}}$	C_{DCK}	0	0.15	pF	1,2,3
Input capacitance, all other input-only pins	Cı	0.5	1.1	pF	1,2,4
Input capacitance delta, all other input-only pins	C _{DI}	-0.20	0.20	pF	1,2,5
Input/output capacitance, DQ, DM, DQS, DQS	C _{IO}	1.0	1.8	pF	1,2,6,7
Input/output capacitance delta, DQS, DQS	C_{DDQS}	0	0.2	pF	1,2,7,8
Input/output capacitance delta, DQ, DM	C_{DIO}	-0.25	0.25	pF	1,2,7,9
Input/output capacitance ZQ Pin	C_{ZQ}	0	2.0	pF	1,2

 $(T_{\text{OPER}}; V_{\text{DDQ}} = 1.14-1.3V; V_{\text{DDCA}} = 1.14-1.3V; V_{\text{DD1}} = 1.7-1.95V, V_{\text{DD2}} = 1.14-1.3V)$

- NOTE 1 This parameter applies to die device only (does not include package capacitance).
- This parameter is not subject to production test. It is verified. The capacitance is measured according to JEP147 (Procedure for measuring input capacitance using a vector network analyzer (VNA) with VDD1, VDDQ, VDDQ, VSS, VSS, $V_{\rm SS}$ applied and all other pins floating.
- NOTE 3 Absolute value of C_{CK} - $C_{\overline{CK}}$.
- NOTE 4 $C_{\rm I}$ applies to $\overline{\text{CS}}$, CKE, CA0-CA9, ODT.
- NOTE 5 $C_{DI} = C_{I} 0.5 * (C_{CK} + C_{\overline{CK}})$
- NOTE 6 DM loading matches DQ and DQS.
- NOTE 7 MR3 I/O configuration DS OP3-OP0 = 0001B (34.3 Ω typical)
- NOTE 8 Absolute value of C_{DQS} and $C_{\overline{DQS}}$.
- NOTE 9 $C_{DIO} = C_{IO} 0.5 * (C_{DQS} + C_{\overline{DQS}})$ in byte-lane.

IDD Specification Parameters and Test Conditions

IDD Measurement Conditions

The following definitions are used within the I_{DD} measurement tables unless stated otherwise:

LOW: $MN \le NL(DC) MAX$ HIGH: $MN \ge NH(DC) MIN$

STABLE: Inputs are stable at a HIGH or LOW level

SWITCHING: See following 3 tables.

Definition of Switching for CA Input Signals

			S	witching for CA	A			
	CK (RISING) / CK (FALLING)	CK (FALLING) / CK (RISING)	CK (RISING) / CK (FALLING)	CK (FALLING) / CK (RISING)	CK (RISING) / CK (FALLING)	CK (FALLING) / CK (RISING)	CK (RISING) / CK (FALLING)	CK (FALLING) / CK (RISING)
Cycle	N		N+1		N	+2	N	+3
<u>CS</u>	HI	GH	HI	GH	HI	GH	HI	GH
CA0	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA1	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA2	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA3	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA4	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA5	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA6	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA7	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA8	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA9	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH

NOTE 2 $\,$ 50% of CA bus is changing between HIGH and LOW once per clock for the CA bus.

NOTE 3 The above pattern (N, N+1, N+2, N+3...) is used continuously during I_{DD} measurement for I_{DD} values that require SWITCHING on the CA bus.

Definition of Switching for IDD4R

Clock	CKE	CS	Clock Cycle Number	Command	CA[0:2]	CA[3:9]	All DQ
Rising	Н	L	N	Read_Rising	HLH	LHLHLHL	L
Falling	Н	L	N	Read_Falling	LLL	LLLLLLL	L
Rising	Н	Н	N + 1	NOP	LLL	LLLLLLL	Н
Falling	Н	Н	N + 1	NOP	LLL	LLLLLLL	L
Rising	Н	Н	N + 2	NOP	LLL	LLLLLLL	Н
Falling	Н	Н	N + 2	NOP	LLL	LLLLLLL	Н
Rising	Н	Н	N + 3	NOP	LLL	LLLLLLL	Н
Falling	Н	Н	N + 3	NOP	HLH	HLHLLHL	L
Rising	Н	L	N + 4	Read_Rising	HLH	HLHLLHL	Н
Falling	Н	L	N + 4	Read_Falling	LHH	нннннн	Н
Rising	Н	Н	N + 5	NOP	ННН	нннннн	Н
Falling	Н	Н	N + 5	NOP	ННН	нннннн	L
Rising	Н	Н	N + 6	NOP	ННН	нннннн	L
Falling	Н	Н	N + 6	NOP	ННН	нннннн	L
Rising	Н	Н	N + 7	NOP	ННН	нннннн	Н
Falling	Н	Н	N + 7	NOP	HLH	LHLHLHL	L

NOTE 1 Data strobe (DQS) is changing between HIGH and LOW every clock cycle.

NOTE 2 The above pattern (N, N+1...) is used continuously during I_{DD} measurement for I_{DD4R} .

Definition of Switching for IDD4W

<u> cililitioii</u> oi	Switching	IOI IDD+II					
Clock	CKE	<u>cs</u>	Clock Cycle Number	Command	CA[0:2]	CA[3:9]	All DQ
Rising	Н	L	N	Write_Rising	HLL	LHLHLHL	L
Falling	Н	L	N	Write_Falling	LLL	LLLLLLL	L
Rising	Н	Н	N + 1	NOP	LLL	LLLLLLL	Н
Falling	Н	Н	N + 1	NOP	LLL	LLLLLLL	L
Rising	Н	Н	N + 2	NOP	LLL	LLLLLLL	Н
Falling	Н	Н	N + 2	NOP	LLL	LLLLLLL	Н
Rising	Н	Н	N + 3	NOP	LLL	LLLLLLL	Н
Falling	Н	Н	N + 3	NOP	HLL	HLHLLHL	L
Rising	Н	L	N + 4	Write_Rising	HLL	HLHLLHL	Н
Falling	Н	L	N + 4	Write_Falling	LHH	нннннн	Н
Rising	Н	Н	N + 5	NOP	ННН	нннннн	Н
Falling	Н	Н	N + 5	NOP	ННН	нннннн	L
Rising	Н	Н	N + 6	NOP	ННН	нннннн	L
Falling	Н	Н	N + 6	NOP	ННН	нннннн	L
Rising	Н	Н	N + 7	NOP	ННН	нннннн	Н
Falling	Н	Н	N + 7	NOP	HLL	LHLHLHL	L

NOTE 1 Data strobe (DQS) is changing between HIGH and LOW every clock cycle.

NOTE 2 Data masking (DM) must always be driven LOW.

NOTE 3 The above pattern (N, N+1...) is used continuously during I_{DD} measurement for I_{DD4W} .



Prel

NTC Proprietary

Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

IDD Specifications

 $I_{\rm DD}$ values are for the entire operating voltage range, and all of them are for the entire standard range.

IDD Specification Parameters and Operating Conditions

Notes 1, 2, 3 apply for all values.

Parameter/Condition	Symbol	Power Supply	Notes
Operating one bank active-precharge current:	$I_{ m DD01}$	$V_{ m DD1}$	
tCK =tCK (MIN); tRC = tRC (MIN); CKE is HIGH; \overline{CS} is HIGH between	$I_{ m DD02}$	$V_{ m DD2}$	
valid commands; CA bus inputs are switching; Data bus inputs are stable; ODT is disabled	$I_{ m DD0in}$	$V_{ m DDCA},V_{ m DDQ}$	4
Idle power-down standby current:	$I_{ m DD2P1}$	$V_{ m DD1}$	
tCK = tCK (MIN); CKE is LOW; $\overline{\text{CS}}$ is HIGH; All banks are idle; CA bus	$I_{ m DD2P2}$	$V_{ m DD2}$	
inputs are switching; Data bus inputs are stable; ODT is disabled	$I_{ m DD2P,in}$	$V_{ m DDCA},V_{ m DDQ}$	4
Idle power-down standby current with clock stop:	$I_{ m DD2PS1}$	$V_{ m DD1}$	
CK= LOW, \overline{CK} = HIGH; CKE is LOW; \overline{CS} is HIGH; All banks are	I_{DD2PS2}	$V_{ m DD2}$	
idle; CA bus inputs are stable; Data bus inputs are stable; ODT is disabled	$I_{ m DD2PS,in}$	$V_{ m DDCA},V_{ m DDQ}$	4
Idle non-power-down standby current:	$I_{ m DD2N1}$	$V_{ m DD1}$	
tCK = tCK (MIN); CKE is HIGH; CS is HIGH; All banks are idle; CA bus	$I_{ m DD2N2}$	$V_{ m DD2}$	
inputs are switching; Data bus inputs are stable; ODT is disabled	$I_{ m DD2N,in}$	$V_{ m DDCA},V_{ m DDQ}$	4
Idle non-power-down standby current with clock stopped:	$I_{ m DD2NS1}$	$V_{ m DD1}$	
$CK = LOW$; $\overline{CK} = HIGH$; CKE is $HIGH$; \overline{CS} is $HIGH$;	I_{DD2NS2}	$V_{ m DD2}$	
All banks are idle; CA bus inputs are stable; Data bus inputs are stable; ODT is disabled	$I_{ m DD2NS,in}$	$V_{ m DDCA},V_{ m DDQ}$	4
Active power-down standby current:	$I_{ m DD3P1}$	$V_{ m DD1}$	
tCK = tCK (MIN); CKE is LOW; \overline{CS} is HIGH; One bank is active; CA bus	$I_{ m DD3P2}$	$V_{ m DD2}$	
inputs are switching; Data bus inputs are stable; ODT is disabled	$I_{ m DD3P,in}$	$V_{ m DDCA},V_{ m DDQ}$	4
Active power-down standby current with clock stop:	$I_{ m DD3PS1}$	$V_{ m DD1}$	
$CK = LOW$, $\overline{CK} = HIGH$; CKE is LOW ; \overline{CS} is $HIGH$; One bank is active;	$I_{ m DD3PS2}$	$V_{ m DD2}$	
CA bus inputs are stable; Data bus inputs are stable; ODT is disabled	$I_{ m DD3PS,in}$	$V_{\mathrm{DDCA}}, V_{\mathrm{DDQ}}$	4
Active non-power-down standby current:	$I_{ m DD3N1}$	$V_{ m DD1}$	
$tCK = tCK (MIN)$; CKE is HIGH; \overline{CS} is HIGH; One bank is active; CA bus	$I_{ m DD3N2}$	$V_{ m DD2}$	
inputs are switching; Data bus inputs are stable; ODT is disabled	$I_{ m DD3N,in}$	$V_{\mathrm{DDCA}}, V_{\mathrm{DDQ}}$	4
Active non-power-down standby current with clock stopped:	$I_{ m DD3NS1}$	$V_{ m DD1}$	
$CK = LOW$, $\overline{CK} = HIGH$; CKE is $HIGH$; \overline{CS} is $HIGH$; One bank is active;	$I_{ m DD3NS2}$	$V_{ m DD2}$	
CA bus inputs are stable; Data bus inputs are stable; ODT is disabled	$I_{ m DD3NS,in}$	$V_{ m DDCA},V_{ m DDQ}$	4
Operating burst READ current:	$I_{ m DD4R1}$	$V_{ m DD1}$	
tCK = tCK (MIN); CS is HIGH between valid commands; One bank is	$I_{ m DD4R2}$	$V_{ m DD2}$	
active; BL = 8; RL = RL (MIN); CA bus inputs are switching; 50% data	$I_{ m DD4R,in}$	$V_{ m DDCA}$	
change each burst transfer; ODT is disabled	$I_{ m DD4RQ}$	$V_{ m DDQ}$	5
Operating burst WRITE current:	$I_{ m DD4W1}$	$V_{ m DD1}$	
tCK = tCK (MIN); \overline{CS} is HIGH between valid commands; One bank is	$I_{ m DD4W2}$	$V_{ m DD2}$	
active; BL = 8; WL = WL (MIN); CA bus inputs are switching; 50% data change each burst transfer; ODT is disabled	$I_{ m DD4W,in}$	$V_{ m DDCA},V_{ m DDQ}$	4



Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

Parameter/Condition	Symbol	Power Supply	Notes
All-bank REFRESH burst current:	$I_{ m DD51}$	$V_{ m DD1}$	
tCK = tCK (MIN); CKE is HIGH between valid commands; tRC =	$I_{ m DD52}$	$V_{ m DD2}$	
tRFCab (MIN); Burst refresh; CA bus inputs are switching; Data bus inputs are stable; ODT is disabled	$I_{ m DD5IN}$	$V_{ m DDCA},V_{ m DDQ}$	4
All-bank REFRESH average current:	$I_{ m DD5AB1}$	$V_{ m DD1}$	
tCK = tCK (MIN); CKE is HIGH between valid commands; tRC = tREFI;	$I_{ m DD5AB2}$	$V_{ m DD2}$	
CA bus inputs are switching; Data bus inputs are stable; ODT is disabled	$I_{ m DD5AB,in}$	$V_{ m DDCA},V_{ m DDQ}$	4
Per-bank REFRESH average current:	$I_{ m DD5PB1}$	$V_{ m DD1}$	
tCK = tCK (MIN); CKE is HIGH between valid commands; tRC =	$I_{ m DD5PB2}$	$V_{ m DD2}$	
tREFI/8; CA bus inputs are switching; Data bus inputs are stable; ODT is disabled	$I_{ m DD5PB,in}$	$V_{ m DDCA},V_{ m DDQ}$	4
Self refresh current (TC ≤ +85°C):	$I_{ m DD61}$	$V_{ m DD1}$	6, 7
$CK = LOW$, $\overline{CK} = HIGH$; CKE is LOW; CA bus inputs are stable; Data	$I_{ m DD62}$	$V_{ m DD2}$	6, 7
bus inputs are stable; Maximum 1x self refresh rate; ODT is disabled	$I_{ m DD6IN}$	$V_{ m DDCA},V_{ m DDQ}$	4,7

- NOTE 1 Published IDD values are the maximum of the distribution of the arithmetic mean and are measured at 85°C.
- NOTE 2 ODT disabled: MR11[2:0] = 000B.
- NOTE 3 I_{DD} current specifications are tested after the device is properly initialized.
- NOTE 4 Measured currents are the summation of V_{DDQ} and V_{DDCA} .
- NOTE 5 Guaranteed by design with output load = 5 pF and R_{ON} = 40 ohm.
- NOTE 6 The 1x self refresh rate is the rate at which the device is refreshed internally during self refresh, before going into the elevated temperature range.
- NOTE 7 This is the general definition that applies to full-array SELF REFRESH.
- NOTE 8 Published IDD values of DDP can support x32 and x16 I/O configuration.
- NOTE 9 IDD will be derated when above 85°C.

IDD6 Partial Array Self-Refresh Current

Parameter	Unit	
	Full Array	μΑ
I _{DD6} Partial Array	1/2 Array	μΑ
Self-Refresh Current	1/4 Array	μΑ
	1/8 Array	μΑ

- NOTE 1 I_{DD6} currents are measured using bank-masking only.
- NOTE 2 $I_{\rm DD}$ values published are the maximum of the distribution of the arithmetic mean.





Parameter	C11	Power Supply	18	1866		
Condition	Symbol	Power Supply	SDP	DDP	Unit	
Operating one bank	$I_{ m DD01}$	$V_{ m DD1}$	TBD	TBD		
active-precharge	$I_{ m DD02}$	$V_{ m DD2}$	TBD	TBD	mA	
current	$I_{ m DD0in}$	$V_{ m DDCA},V_{ m DDQ}$	TBD	TBD		
	I_{DD2P1}	$V_{ m DD1}$	TBD	TBD		
Idle power-down standby current	$I_{ m DD2P2}$	$V_{ m DD2}$	TBD	TBD	μΑ	
Standay Garrent	$I_{ m DD2P,in}$	$V_{ m DDCA},V_{ m DDQ}$	TBD	TBD		
ldle power-down	$I_{ m DD2PS1}$	$V_{ m DD1}$	TBD	TBD		
standby current with	$I_{ m DD2PS2}$	$V_{ m DD2}$	TBD	TBD	μΑ	
clock stop	$I_{ m DD2PS,in}$	$V_{ m DDCA},V_{ m DDQ}$	TBD	TBD		
	$I_{ m DD2N1}$	$V_{ m DD1}$	TBD	TBD		
Idle non-power-down standby current	$I_{ m DD2N2}$	$V_{ m DD2}$	TBD	TBD	mA	
Standby Current	$I_{ m DD2N,in}$	$V_{ m DDCA},V_{ m DDQ}$	TBD	TBD		
Idle nen newer dewn	$I_{ m DD2NS1}$	$V_{ m DD1}$	TBD	TBD		
Idle non-power-down standby current with	$I_{ m DD2NS2}$	$V_{ m DD2}$	TBD	TBD	mA	
clock stopped	$I_{ m DD2NS,in}$	$V_{ m DDCA},V_{ m DDQ}$	TBD	TBD		
	$I_{ m DD3P1}$	$V_{ m DD1}$	TBD	TBD	μΑ	
Active power-down standby current	$I_{ m DD3P2}$	$V_{ m DD2}$	TBD	TBD	μΑ	
Standby Current	$I_{ m DD3P,in}$	$V_{ m DDCA},V_{ m DDQ}$	TBD	TBD	μΑ	
A ative manuar davin	$I_{ m DD3PS1}$	$V_{ m DD1}$	TBD	TBD	μΑ	
Active power-down standby current with	$I_{ m DD3PS2}$	$V_{ m DD2}$	TBD	TBD	μΑ	
clock stop	$I_{ m DD3PS,in}$	$V_{ m DDCA},V_{ m DDQ}$	TBD	TBD	μА	
Antivo	$I_{ m DD3N1}$	$V_{ m DD1}$	TBD	TBD		
Active non-power-down	$I_{ m DD3N2}$	$V_{ m DD2}$	TBD	TBD	mA	
standby current	$I_{ m DD3N,in}$	$V_{ m DDCA},V_{ m DDQ}$	TBD	TBD		
Active	$I_{ m DD3NS1}$	$V_{ m DD1}$	TBD	TBD		
non-power-down standby current with	$I_{ m DD3NS2}$	$V_{ m DD2}$	TBD	TBD	mA	
clock stopped	$I_{ m DD3NS,in}$	$V_{ m DDCA},V_{ m DDQ}$	TBD	TBD		
	$I_{ m DD4R1}$	$V_{ m DD1}$	TBD	TBD		
Operating burst READ	$I_{ m DD4R2}$	$V_{ m DD2}$	TBD	TBD	mA	
current	$I_{ m DD4R,in}$	$V_{ m DDCA}$	TBD	TBD		
	$I_{ m DD4W1}$	$V_{ m DD1}$	TBD	TBD		
Operating burst	$I_{ m DD4W2}$	$V_{ m DD2}$	TBD	TBD	mA	
WRITE current	$I_{ m DD4W,in}$	$V_{ m DDCA},V_{ m DDQ}$	TBD	TBD		



Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

Parameter	Symbol	Power Supply	18	366	T124
Condition	ondition		SDP	DDP	Unit
	$I_{ m DD51}$	$V_{ m DD1}$	TBD	TBD	
All-bank REFRESH burst current	$I_{ m DD52}$	$V_{ m DD2}$	TBD	TBD	mA
buret current	$I_{ m DD5IN}$	$V_{ m DDCA},V_{ m DDQ}$	TBD	TBD	
	$I_{ m DD5AB1}$	$V_{ m DD1}$	TBD	TBD	
All-bank REFRESH average current	$I_{ m DD5AB2}$	$V_{ m DD2}$	TBD	TBD	mA
avolugo calloni	$I_{ m DD5AB,in}$	$V_{ m DDCA},V_{ m DDQ}$	TBD	TBD	
	$I_{ m DD5PB1}$	$V_{ m DD1}$	TBD	TBD	
Per-bank REFRESH average current	$I_{ m DD5PB2}$	$V_{ m DD2}$	TBD	TBD	mA
average carrent	$I_{ m DD5PB,in}$	$V_{ m DDCA},V_{ m DDQ}$	TBD	TBD	
Self refresh current	I _{DD61} (full Array)	$V_{ m DD1}$	TBD	TBD	
(Full Array;	I _{DD62} (full Array)	$V_{ m DD2}$	TBD	TBD	
TC ≦ +85°C)	I _{DD6IN} (full Array)	$V_{ m DDCA},V_{ m DDQ}$	TBD	TBD	
Self refresh current	I _{DD61} (1/2 Array)	$V_{ m DD1}$	TBD	TBD	
(1/2 Array;	I _{DD62} (1/2 Array)	$V_{ m DD2}$	TBD	TBD	
TC ≦ +85°C)	I _{DD6IN} (1/2 Array)	$V_{ m DDCA},V_{ m DDQ}$	TBD	TBD	
Self refresh current	<i>I</i> _{DD61} (1/4 Array)	$V_{ m DD1}$	TBD	TBD	μΑ
(1/4 Array;	I _{DD62} (1/4 Array)	$V_{ m DD2}$	TBD	TBD	
TC ≦ +85°C)	I _{DD6IN} (1/4 Array)	$V_{ m DDCA},V_{ m DDQ}$	TBD	TBD	
Self refresh current	<i>I</i> _{DD61} (1/8 Array)	$V_{ m DD1}$	TBD	TBD	
(1/8 Array;	I _{DD62} (1/8 Array)	$V_{ m DD2}$	TBD	TBD	
TC ≦ +85°C)	I _{DD6IN} (1/8 Array)	$V_{ m DDCA},V_{ m DDQ}$	TBD	TBD	



Electrical Characteristic and AC Timing

Clock Specification

The specified clock jitter is a random jitter with Gaussian distribution. Input clocks violating minimum or maximum values may result in device malfunction.

Definitions and Calculations

Symbol	Description	Calculation	Notes
	The average clock period across any consecutive 200-cycle window. Each clock period is calculated from rising clock edge to rising clock edge.		
tCK(avg) and nCK	Unit <i>tCK(avg)</i> represents the actual clock average <i>tCK(avg)</i> of the input clock under operation. Unit <i>nCK</i> represents one clock cycle of the input clock, counting from actual clock edge to actual clock edge.	$tCK(avg) = \left(\sum_{j=1}^{N} tCK_{j}\right)/N$ $where \qquad N = 200$	
	tCK(avg) can change no more than ±1% within a 100-clock-cycle window, provided that all jitter and timing specifications are met.		
tCK(abs)	The absolute clock period, as measured from one rising clock edge to the next consecutive rising clock edge. tCK(abs) is not subject to production test.		
tCH(avg)	The average HIGH pulse width, as calculated across any 200 consecutive HIGH pulses.	$tCH(avg) = \left(\sum_{j=1}^{N} tCH_{j}\right) / (N \times tCK(avg))$ $where \qquad N = 200$	
t <i>CL(avg)</i>	The average LOW pulse width, as calculated across any 200 consecutive LOW pulses.	$tCL(avg) = \left(\sum_{j=1}^{N} tCL_{j}\right) / (N \times tCK(avg))$ $where \qquad N = 200$	
tJIT(per)	The single-period jitter defined as the largest deviation of any signal tCK from tCK(avg). tJIT(per) is not subject to production test.	t JIT(per) = min/max of $\left[^{t}CK_{i} - ^{t}CK(avg)\right]$ Where $i = 1$ to 200	
tJIT(per),act	The actual clock jitter for a given system.		
tJIT(per),allowed	The specified clock period jitter allowance.		
tJIT(cc)	The absolute difference in clock periods between two consecutive clock cycles. <i>tJIT(cc)</i> defines the cycle-to-cycle jitter. <i>tJIT(cc)</i> is not subject to production test.	$t_{JIT(cc)} = max \ of \left[{}^{t}CK_{i+1} - {}^{t}CK_{i} \right]$	



NTC Proprietary

Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

Symbol	Description	Calculation	Notes
tERR(nper)	The cumulative error across <i>n</i> multiple consecutive cycles from <i>tCK(avg)</i> .	$t_{ERR(nper)} = \left(\sum_{j=i}^{i+n-1} t_{CK_j}\right) - (n \times t_{CK(avg)})$	
tERR(nper),act	The actual cumulative error over <i>n</i> cycles for a given system.		
tERR(nper),allowed	The specified cumulative error allowance over <i>n</i> cycles.		
tERR(nper),min	The minimum tERR(nper).	[†] ERR(nper),min = (1 + 0.68LN(n)) × [†] JIT(per),min	
tERR(nper),max	The maximum tERR(nper).	[†] ERR(nper),max = (1 + 0.68LN(n)) × [†] JIT(per),max	
tJIT(duty)	Defined with tCH jitter and tCL jitter. tCH jitter is the largest deviation of any single tCH from tCH(avg). tCL jitter is the largest deviation of any single tCL from tCL(avg).	tJIT(duty),min = MIN((tCH(abs),min - tCH(avg),min), (tCL(abs),min - tCL(avg),min)) × tCK(avg) tJIT(duty),max = MAX((tCH(abs),max - tCH(avg),max), (tCL(abs),max - tCL(avg),max)) × tCK(avg)	

Notes:

- 1. Not subject to production testing.
- 2. Using these equations, tERR(nper) tables can be generated for each tJIT(per),act value.

Definition for tCK(abs), tCH(abs) and tCL(abs)

These parameters are specified per their average values, however, it is understood that the following relationship between the average timing and the absolute instantaneous timing holds at all times.

Symbol	Parameter	Minimum	Unit
tCK(abs)	Absolute clock period	tCK(avg),min + tJIT(per),min	ps¹
tCH(abs)	Absolute clock HIGH pulse width	tCH(avg),min + tJIT(duty)²,min/ tCK(avg)min	tCK(avg)
tCL(abs)	Absolute clock LOW pulse width	tCL(avg),min + tJIT(duty)²,min / tCK(avg)min	tCK(avg)

Notes:

- 1. tCK(avg), min is expressed in ps for this table.
- 2. tJIT(duty),min is a negative value.



NTC Proprietary Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM

8Gb: NT6CL128T64DR(4)

Period Clock Jitter

LPDDR3 devices can tolerate some clock period jitter without core timing parameter derating. This section describes device timing requirements with clock period jitter (tJIT(per)) in excess of the values found in the AC timing table. Calculating cycle time derating and clock cycle derating are also described.

Clock Period Jitter Effects on Core Timing Parameters(tRCD, tRP, tRTP, tWR, tWRA, tWTR, tRC,tRAS, tRRD, tFAW)

Core timing parameters extend across multiple clock cycles. Period clock jitter impacts these parameters when measured in numbers of clock cycles. Within the specification limits, the device is characterized and verified to support tnPARAM = RU[tPARAM / tCK(avg)]. During device operation where clock jitter is outside specification limits, the number of clocks or tCK(avg), may need to be increased based on the values for each core timing parameter.

Cycle Time Derating for Core Timing Parameters

For a given number of clocks (tnPARAM), for each core timing parameter, average clock period (tCK(avg)) and actual cumulative period error (tERR(tnPARAM),act) in excess of the allowed cumulative period error (tERR(tnPARAM), allowed), the equation below calculates the amount of cycle time de-rating (in ns) required if the equation results in a positive value for a core timing parameter.

$$CycleTimeDerating = MAX \\ \left(\frac{tPARAM + tERR(tnPARAM), act - tERR(tnPARAM), allowed}{tnPARAM} - tCK(avg) \right), 0 \\ \right) \\ = \frac{1}{tRPARAM} \\ \left(\frac{tPARAM + tERR(tnPARAM), act - tERR(tnPARAM), allowed}{tRPARAM} - tCK(avg) \right), \\ \left(\frac{tPARAM + tERR(tnPARAM), act - tERR(tnPARAM), allowed}{tRPARAM} - tCK(avg) \right), \\ \left(\frac{tPARAM + tERR(tnPARAM), act - tERR(tnPARAM), allowed}{tRPARAM} - tCK(avg) \right), \\ \left(\frac{tPARAM + tERR(tnPARAM), act - tERR(tnPARAM), allowed}{tRPARAM} - tCK(avg) \right), \\ \left(\frac{tPARAM + tERR(tnPARAM), act - tERR(tnPARAM), allowed}{tRPARAM} - tCK(avg) \right), \\ \left(\frac{tPARAM + tERR(tnPARAM), act - tERR(tnPARAM), allowed}{tRPARAM} - tCK(avg) \right), \\ \left(\frac{tPARAM + tERR(tnPARAM), act - tERR(tnPARAM), allowed}{tRPARAM} - tCK(avg) \right), \\ \left(\frac{tPARAM + tERR(tnPARAM), act - tERR(tnPARAM), allowed}{tRPARAM} - tCK(avg) \right), \\ \left(\frac{tPARAM + tERR(tnPARAM), act - tERR(tnPARAM), allowed}{tRPARAM} - tCK(avg) \right), \\ \left(\frac{tPARAM + tERR(tnPARAM), act - tERR(tnPARAM), allowed}{tRPARAM} - tCK(avg) \right), \\ \left(\frac{tPARAM + tERR(tnPARAM), act - tERR(tnPARAM),$$

A cycle time derating analysis should be conducted for each core timing parameter. The amount of cycle time derating required is the maximum of the cycle time de-ratings determined for each individual core timing parameter.

Clock Cycle Derating for Core Timing Parameters

For a given number of clocks (thPARAM) for each core timing parameter, clock cycle de-rating should be specified with amount of period jitter (tJIT(per)).

For a given number of clocks (tnPARAM), for each core timing parameter, average clock period (tcK(avg)) and actual cumulative period error (terr(tnPARAM),act) in excess of the allowed cumulative period error (terr(tnPARAM),allowed), the equation below calculates the clock cycle derating (in clocks) required if the equation results in a positive value for a core timing parameter.

$$ClockCycleDerating = RU \left\{ \frac{tPARAM + tERR(tnPARAM), act - tERR(tnPARAM), allowed}{tCK(avg)} \right\} - tnPARAM$$

A clock cycle de-rating analysis should be conducted for each core timing parameter.

Clock Jitter Effects on Command/Address Timing Parameters(tISCA, tIHCA, tISCS, tIHCS,tISCKE,tIHCKE, tISb, tIHb, tISCKEb, tIHCKEb)

These parameters are measured from a command/address signal (CKE, \overline{CS} , CA0 - CA9) transition edge to its respective clock signal (CK/ \overline{CK}) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per), as the setup and hold are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values shall be met.

Clock Jitter Effects on READ Timing Parameters

tRPRE

When the device is operated with input clock jitter, tRPRE must be derated by the actual period jitter(tJIT(per),act,max) of the input clock that exceeds the allowed period jitter(tJIT(per),allowed,max.). Output de-ratings are relative to the input clock.

$$tRPRE(min, derated) = 0.9 - \left(\frac{0.9 \, tJIT(per), act,max - tJIT(per), allowed,max}{tCK(avg)}\right)$$

For example, if the measured jitter into a LPDDR3-1600 device has tCK(avg) = 1250ps, tJIT(per), act, min = -92ps, and tJIT(per), act, max = +134ps, then

 $tRPRE, min, derated = 0.9 - (tJIT(per), act, max - tJIT(per), allowed, max)/tCK(avg) = 0.9 - (134 - 100)/1250 = 0.8728 \ tCK(avg)$

tLZ(DQ), tHZ(DQ), tDQSCK, tLZ(DQS), tHZ(DQS)

These parameters are measured from a specific clock edge to a data signal transition (DMn or DQm, where: n = 0, 1, 2, or 3; and m = DQ[31:0]), and specified timings must be met with respect to that clock edge. Therefore, they are not affected by the amount of clock jitter applied (for instance, tJIT(per)).

tQSH, tQSL

These parameters are affected by duty cycle jitter which is represented by tCH(abs)min and tCL(abs)min. These parameters determine absolute Data-Valid Window (DVW) at the LPDDR3 device pin.

Absolute min DVW @ LPDDR3 device pin =

$$min\{(tQSH(abs)min - tDQSQmax), (tQSL(abs)min - tDQSQmax)\}$$

This minimum DVW shall be met at the target frequency regardless of clock jitter.

tRPST

tRPST is affected by duty cycle jitter, represented by tCL(abs). Therefore, tRPST(abs)min can be specified by tCL(abs)min.

$$tRPST(abs)min = tCL(abs)min - 0.05 = tQSL(abs)min$$

Clock Jitter Effects on WRITE Timing Parameters

tDS, tDH

These parameters are measured from a data signal (DMn or DQm, where n = 0, 1, 2, 3; and m = DQ[31:0]) transition edge to its respective data strobe signal (DQSn, \overline{DQS} n = 0,1,2,3) crossing. The specification values are not affected by the amount of tJIT(per) applied, as the setup and hold times are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values must be met.

tDSS, tDSH

These parameters are measured from a data strobe signal (DQSx, \overline{DQSx}) crossing to its respective clock signal (CK, \overline{CK}) crossing. The specification values are not affected by the amount of tJIT(per)) applied, as the setup and hold times are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values must be met.

tDQSS


This parameter is measured from a data strobe signal (DQSx, \overline{DQSx}) crossing to the subsequent clock signal (CK/\overline{CK}) crossing. When the device is operated with input clock jitter, this parameter needs to be de-rated by the actual period jitter tJIT(per),act of the input clock in excess of the allowed period jitter tJIT(per),allowed.

$$tDQSS(min, derated) = 0.75 - \frac{tJIT(per), act,min - tJIT(per),allowed,min}{tCK(avg)}$$

$$tDQSS(max, derated) = 1.25 - \frac{tJIT(per), act,max - tJIT(per),allowed,max}{tCK(avg)}$$

For example, if the measured jitter into an LPDDR3-1600 device has tCK(avg) = 1250ps,tJIT(per),act,min = -92ps, and tJIT(per),act,max = +134ps, then:

tDQSS,(min,derated) = 0.75 - (tJIT(per),act,min - tJIT(per),allowed,min)/tCK(avg) = 0.75 - (-93 + 100)/1250 = 0.7444 tCK(avg), and tDQSS,(max,derated) = 1.25 - (tJIT(per),act,max - tJIT(per),allowed,max)/tCK(avg) = 1.25 - (134 - 100)/1250 = 1.2228 tCK(avg).





REFRESH Requirements

LPDDR3 Refresh Requirement Parameters (Per density)

Parameter	Parameter		4 Gb	Unit
Number of Banks			8	-
Refresh Window: Tcase \leq	85°C	tREFW	32	ms
Refresh Window: 85°C < Tcase	≦ 95°C	tREFW	16	ms
Refresh Window: 95°C < Tcase	≦ 105°C	tREFW	8	ms
Required number of REFRESH com	mands (min)	R	8,192	-
Average time between REFRESH	REFab	tREFI	3.9	μS
commands Tcase ≦ 85°C	REFpb	tREFIpb	0.4875	μS
Average time between REFRESH	REFab	tREFI	1.95	μS
commands 85°C < Tcase ≦ 95°C	REFpb	tREFIpb	0.24375	μS
Average time between REFRESH	REFab	tREFI	0.975	μS
commands $95^{\circ}\text{C} < \text{Tcase} \leq 105^{\circ}\text{C}$ REFpb		tREFIpb	0.121875	μS
Refresh Cycle time		tRFCab	130	ns
Per Bank Refresh Cycle tir	me	tRFCpb	60	ns

LPDDR3 Read and Write Latencies

Parameter		Value							Unit
Max. Clock Frequency	166	400	533	600	667	733	800	933	MHz
Max. Data Rate	333	800	1066	1200	1333	1466	1600	1866	Mbps
Average Clock Period	6	2.5	1.875	1.67	1.5	1.36	1.25	1.071	ns
Read Latency	3 ¹	6	8	9	10	11	12	14	tCK(avg)
Write Latency (Set A)	1 ¹	3	4	5	6	6	6	8	tCK(avg)
Write Latency (Set B) ²	1 ¹	3	4	5	8	9	9	11	tCK(avg)

NOTE 1 RL=3/WL=1 setting is an optional feature. Refer to MR0 OP<7>.

NOTE 2 Write Latency (Set B) support is an optional feature. Refer to MR0 OP<6>.

NOTE 3 Clock Frequency herewith is a reference base on JEDEC's. Precise tCK, RL and WL setting needs to follow where defined on speed compatible table in section "Operating frequency", exceptional setting please confirm with NTC.





(Data rate 1866, 1600,1333 Specifications and conditions)

Notes 1–4 apply to all parameters. Notes begin below table.

Donometon	Ch - l	Min/		TT94		
Parameter	Symbol	Max	1866	1600	1333	Unit
Maximum clock frequency	<i>f</i> CK	_	933	800	667	MHz
Clock Timing						
Average clock period	tCK(avg) ²¹	MIN	1.071	1.25	1.5	nc
Average clock period	tck(avg)	MAX		100		ns
Average HIGH pulse width	tCH(avg)	MIN		0.45		tCK(avg)
, words that palse maar	te(a.g/	MAX		0.55		terray
Average LOW pulse width	tCL(avg)	MIN		0.45		tCK(avg)
		MAX		0.55		** (* 8)
Absolute clock period	tCK(abs)	MIN	tCK(av	g) MIN + tJIT(p	er) MIN	ns
Absolute clock HIGH pulse width	tCH(abs)	MIN		0.43		tCK(avg)
	` ′	MAX		0.57		, 0,
Absolute clock LOW pulse width	tCL(abs)	MIN		0.43		tCK(avg)
·		MAX		0.57	1	, 0,
Clock period jitter (with supported jitter)	tJIT(per),	MIN	-60	-70	-80	ps
	allowed	MAX	60	70	80	, i
Maximum Clock Jitter between two consecutive clock cycles (with allowed jitter)	tJIT(cc), allowed	MAX	120	140	160	ps
	tJIT(duty), allowed	NAINI	min((tCH(abs),min -tCH(avg),min),			
		MIN	(tCL(abs),mii	n - tCL(avg),miı	n)) × tCK(avg)	
Duty cycle jitter (with supported jitter)		B 4 A V	max((tCH(abs),max -tCH(avg),max),			ps
		MAX	(tCL(abs),ma	x - tCL(avg),ma	x)) × tCK(avg)	
Cumulativo errore across 2 eveles	tERR(2per),	MIN	-88	-103	-118	
Cumulative errors across 2 cycles	allowed	MAX	88	103	118	ps
Cumulative errors across 3 cycles	tERR(3per),	MIN	-105	-122	-140	
Cumulative errors across 3 cycles	allowed	MAX	105	122	140	ps
Cumulative errors across 4 cycles	tERR(4per),	MIN	-117	-136	-155	ns
Cumulative errors across 4 cycles	allowed	MAX	117	136	155	ps
Cumulative errors across 5 cycles	tERR(5per),	MIN	-126	-147	-168	nc
Cumulative errors across 3 cycles	allowed	MAX	126	147	168	ps
Cumulative errors across 6 cycles	tERR(6per),	MIN	-133	-155	-177	nc
Cumulative errors across o cycles	allowed	MAX	133	155	177	ps
Cumulative errors across 7 cycles	tERR(7per),	MIN	-139	-163	-186	nc
Cumulative errors across 7 cycles	allowed	MAX	139	163	186	ps
Cumulative errors across 8 cycles	tERR(8per),	MIN	-145	-169	-193	nc
Cumulative errors across o cycles	allowed	MAX	145	169	193	ps
Cumulative errors across 9 cycles	tERR(9per),	MIN	-150	-175	-200	nc
Cumulative errors across 5 cycles	allowed	MAX	150	175	200	ps
Cumulative errors across 10 cycles	tERR(10per),	MIN	-154	-180	-205	nc
Cumulative en ors across to cycles	allowed	MAX	154	180	205	ps
Cumulative errors across 11 cycles	tERR(11per),	MIN	-158	-184	-210	
Carridianive errors across 11 Cycles	allowed	MAX	158	184	210	ps
Cumulative errors across 12 cycles	tERR(12per),	MIN	-161	-188	-215	ns
Camalative entris across 12 cycles	allowed	MAX	161	188	215	ps





Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

Parameter	Symbol	mbol Min/		Data Rate		Unit
i ai ametei	Symbol	Max	1866	1600	1333	Cint
Clock Timing						
Computative covers acress p. 12-14-15 10-20 evalue	tERR(nper),	MIN		ıllowed MIN = (: T(per), allowed		
Cumulative errors across n = 13, 14, 15, 19, 20 cycles	allowed	MAX	, , ,	allowed MAX = (T(per), allowed i		ps
ZQ Calibration Parameters						
Initialization calibration time	tZQINIT	MIN		1		μs
Long calibration time	tZQCL	MIN		360		ns
Short calibration time	tZQCS	MIN		90		ns
Calibration RESET time	tZQRESET	MIN	n	nax(50ns,3 <i>n</i> Cl	<)	ns
READ Parameters ⁵						
DQS output access time from CK/CK	tDQSCK	MIN		2500		nc
DQS output access time from CK/CK	ibQSCK	MAX		5500		ps
DQSCK delta short	tDQSCKDS	MAX	190	220	265	ps
DQSCK delta medium	tDQSCKDM	MAX	435	511	593	ps
DQSCK delta long	tDQSCKDL	MAX	525	614	733	ps
DQS-DQ skew	tDQSQ	MAX	115	135	165	ps
DQS output HIGH pulse width	tQSH	MIN	i	t <i>CH(abs) -</i> 0.0!	5	tCK(av
DQS output LOW pulse width	tQSL	MIN		t <i>CL(abs) -</i> 0.05	5	tCK(av
DQ/DQS output hold time from DQS	tQH	MIN	n	nin(tQSH, tQS	L)	ps
READ preamble	tRPRE	MIN	0.9			tCK(av
READ postamble	tRPST	MIN	0.3			tCK(av
DQS Low-Z from clock	tLZ(DQS)	MIN	tDQSCK (MIN) - 300			ps
DQ Low-Z from clock	tLZ(DQ)	MIN	tDQSCK,(MIN) - 300			ps
DQS High-Z from clock	tHZ(DQS)	MAX	tD(QSCK,(MAX) -	100	ps
DQ High-Z from clock	tHZ(DQ)	MAX	tDQSCK,(M/	AX) + (1.4 × <i>t</i> D	QSQ,(MAX))	ps
WRITE Parameters⁵						
DQ and DM input hold time (VREF based)	tDH	MIN	130	150	175	ps
DQ and DM input setup time (VREF based)	tDS	MIN	130	150	175	ps
DQ and DM input pulse width	tDIPW	MIN		0.35		tCK(av
W."		MIN		0.75		
Write command to 1st DQS latching transition	tDQSS	MAX		1.25		tCK(av
DQS input high-level width	tDQSH	MIN		0.4		tCK(av
DQS input low-level width	tDQSL	MIN		0.4		tCK(av
DQS falling edge to CK setup time	tDSS	MIN		0.2		tCK(av
DQS falling edge hold time from CK	tDSH	MIN		0.2		tCK(av
Write postamble	tWPST	MIN		0.4		tCK(av
Write preamble	tWPRE	MIN		0.8		tCK(av
CKE Input Parameters						
CKE minimum pulse width (HIGH and LOW pulse width)	tCKE	MIN	n	nax(7.5ns,3 <i>n</i> C	K)	ns
CKE input setup time	tISCKE	MIN		0.25		tCK(av
CKE input hold time	tIHCKE	MIN		0.25		tCK(av
Command path disable delay	tCPDED	MIN		2		tCK(av
Command Address Input Parameters⁵						
Address and control input setup time	tISCA	MIN	130	150	175	ps
Address and control input hold time	tIHCA	MIN	130	150	175	ps
CS input setup time	tISCS	MIN	230	270	290	ps
			25.5			

tIHCS

MIN

230

270

CS input hold time

ps

290



NTC Proprietary Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

		Min/		4			
Parameter	Symbol	Max	1866	1600	1333	Unit	
Command Address Input Parameters ⁵							
Address and control input pulse width	tIPWCA	MIN		tCK(avg)			
CS input pulse width	tIPWCS	MIN	0.35 0.7			tCK(avg)	
Boot Parameters (10 MHz–55 MHz) 17, 18, 19						11 (1 6)	
		MAX		100			
Clock cycle time	tCK b	MIN		18		ns	
CKE input setup time	tISCKEb	MIN		2.5		ns	
CKE input hold time	tIHCKEb	MIN		2.5		ns	
Address and control input setup time	tIS b	MIN		1150		ps	
Address and control input hold time	tIHb	MIN		1150		ps	
		MIN		2			
DQS output data access time from CK/CK	tDQSCK b	MAX		10		ns	
Data strobe edge to output data edge	tDQSQ b	MAX		1.2		ns	
Mode Register Parameters	•						
MODE REGISTER WRITE command period	tMRW	MIN		10		tCK(avg)	
MODE REGISTER READ command period	tMRR	MIN		4		tCK(avg)	
Additional time after tXP has expired				1000(;)			
until the MRR command may be issued	tMRRI	MIN		tRCD(min)		ns	
Core Parameters ²⁰	•						
READ latency	RL	MIN	14	12	10	tCK(avg)	
WRITE latency(Set A)	WL	MIN	8	6	6	tCK(avg)	
WRITE latency(Set B)	WL	MIN	11	9	8	tCK(avg)	
				tRAS + tRPab)		
ACTIVATE-to- ACTIVATE command period	tRC	tRC N	MIN	(with	all-bank prec	harge)	ns
ACTIVATE to ACTIVATE command period			IVIIIV		tRAS + tRPpb		113
			(with per-bank precharge)				
CKE minimum pulse width during SELF REFRESH (low pulse	tCKESR	MIN	n	nax(15ns,3 <i>n</i> C	K)	ns	
width during SELF REFRESH)	AVCD			DECab : 10-a	2(1/)		
SELF REFRESH exit to next valid command delay	tXSR	MIN		RFCab + 10ns	•	ns	
Exit power- down to next valid command delay	tXP	MIN	m	nax(7.5ns,3 <i>n</i> C	.К)	ns	
CAS-to-CAS delay	tCCD	MIN		4		tCK(avg)	
Internal READ to PRECHARGE command delay	tRTP	MIN	m	nax(7.5ns,4 <i>n</i> C	.K)	ns	
RAS-to-CAS delay	tRCD (typ)	MIN	n	nax(18ns,3 <i>n</i> C	K)	ns	
	.==			440 0 0			
Row precharge time (single bank)	tRPpb (typ)	MIN	n	nax(18ns,3 <i>n</i> C	K)	ns	
				(24 2 0	14)		
Row precharge time (all banks)	tRPpab (typ)	MIN	n	nax(21ns,3 <i>n</i> C	K)	ns	
				/422	IX)		
Row active time	tRAS	MIN	n	nax(42ns,3 <i>n</i> C	N)	ns	
WPITE recovery time	+\A/D	MAX		70	ν)	μs	
WRITE recovery time	tWR	MIN		nax(15ns,4 <i>n</i> C		ns	
Internal WRITE-to- READ command delay	tWTR	MIN		nax(7.5ns,4 <i>n</i> C		ns	
Active bank A to active bank B	tRRD	MIN		nax(10ns,2 <i>n</i> C		ns	
Four-bank ACTIVATE window	tFAW	MIN	n	nax(50ns,8 <i>n</i> C	N)	ns	
Minimum deep power- down time	tDPD	MIN		500		μς	



NTC Proprietary

Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

Donometer	Canach al	Min/		Data Rate		T724
Parameter	Symbol	Max	1866	1600	1333	Unit
ODT Parameters					•	<u>'</u>
As makes and D. trum on dally from ODT innut	+ODT	MIN	1.75			
Asynchronous R_{TT} turn-on dely from ODT input	tODT on	MAX	3.5			ns
Asymphysics D. Asymphysics CDT innert	+ODT-ff	MIN	1.75			
Asynchronous R_{TT} turn-off delay from ODT input	tODT off	MAX	3.5			ns
Automatic R_{TT} turn-on delay after READ data	tAODT on	MAX	tDQSCK	(+ 1.4 × <i>t</i> DQS	Q,max +	nc
·	tAODTOIL	IVIAA		tCK(avg,min)		ps
Automatic R [™] turn-off delay after READ data	tAODToff	MIN	tD	QSCK,min - 3	00	ps
R_{Π} disable delay from power down, self-refresh, and deep power down entry	tODT d	MIN		12		ns
R_{TT} enable delay from power down and self refresh exit	tODT e	MAX		12		ns
CA Training Parameters						
First CA calibration command after CA calibration mode is programmed	tCAMRD	MIN		20		tCK(avg)
First CA calibration command after CKE is LOW	tCAENT	MIN		10		tCK(avg)
CA caibration exit command after CKE is HIGH	tCAEXT	MIN		10		tCK(avg)
CKE LOW after CA calibration mode is programmed	tCACKEL	MIN		10		tCK(avg)
CKE HIGH after the last CA calibration results are driven.	tCACKEH	MIN		10		tCK(avg)
Data out delay after CA training calibration command is programmed	tADR	MAX		20		ns
MRW CA exit command to DQ tri-state	tMRZ	MIN		3		ns
CA calibration command to CA calibration command delay	tCACD	MIN	Rl	tCK(avg)		
Write Leveling Parameters	•					
		MIN 25				
DQS/DQS delay after write leveling mode is programmed	tWLDQSEN	MAX		_		ns
		MIN		40		
First DQS/DQS edge after write leveling mode is programmed	tWLMRD	MAX		_		ns
		MIN		0		
Write leveling output delay	tWLO	MAX		20		ns
Write leveling hold time	tWLH	MIN	150	175	205	ps
Write leveling setup time	tWLS	MIN	150	175	205	ps
		MIN	MA	AX (14ns, 10n	CK)	
Mode register set command delay	tMRD	MAX		_		ns
Temperature Derating						•
DQS output access time from CK/CK (derated)	tDQSCK	MAX		5620		ps
RAS-to-CAS delay (derated)	tRCD	MIN	1IN			
ACTIVATE-to-ACTIVATE command period (derated)	tRC	MIN	ns			
Dave pativa time (davated)	1					
Row active time (derated)	tRAS	MIN		tRAS + 1.875		ns
Row active time (derated) Row precharge time (derated)	tRAS tRP	MIN MIN		tRAS + 1.875 tRP + 1.875		ns ns


- NOTE 1 Frequency values are for reference only. Clock cycle time (tCK) is used to determine device capabilities.
- NOTE 2 All AC timings assume an input slew rate of 2V/ns for single-ended signals.
- NOTE 3 Measured with 4 V/ns differential $\text{CK}/\overline{\text{CK}}$ slew rate and nominal VIX.
- NOTE 4 All timing and voltage measurements are defined at the ball.
- NOTE 5 READ, WRITE, and input setup and hold values are referenced to VREF.
- NOTE 6 tDQSCKDS is the absolute value of the difference between any two tDQSCK measurements (in a byte lane) within a contiguous sequence of bursts in a 160ns rolling window. tDQSCKDS is not tested and is guaranteed by design. Temperature drift in the system is $<10^{\circ}$ C/s. Values do not include clock jitter.



LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

- NOTE 7 tDQSCKDM is the absolute value of the difference between any two tDQSCK measurements (in a byte lane) within a 1.6 μ s rolling window. tDQSCKDM is not tested and is guaranteed by design. Temperature drift in the system is <10 $^{\circ}$ C/s. Values do not include clock jitter.
- NOTE 8 tDQSCKDL is the absolute value of the difference between any two tDQSCK measurements (in a byte lane) within a 32ms rolling window. tDQSCKDL is not tested and is guaranteed by design. Temperature drift in the system is <10°C/s. Values do not include clock jitter.
- NOTE 9 For LOW-to-HIGH and HIGH-to-LOW transitions, the timing reference is at the point when the signal crosses the transition threshold (VTT). tHZ and tLZ transitions occur in the same access time (with respect to clock) as valid data transitions. These parameters are not referenced to a specific voltage level but to the time when the device output is no longer driving (for tRPST, tHZ(DQS) and tHZ(DQ)), or begins driving (for tRPRE, tLZ(DQS) and tLZ(DQ)). The figure below shows a method to calculate the point when the device is no longer driving tHZ(DQS) and tHZ(DQ) or begins driving tLZ(DQS) and tLZ(DQ) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent.

NOTE 10 Output Transition Timing



- NOTE 11 The parameters tLZ(DQS), tLZ(DQ), tHZ(DQS), and tHZ(DQ) are defined as single-ended. The timing parameters tRPRE and tRPST are determined from the differential signal DQS/ \overline{DQS} .
- NOTE 12 Measured from the point when DQS/ $\overline{\text{DQS}}$ begins driving the signal, to the point when DQS/ $\overline{\text{DQS}}$ begins driving the first rising strobe edge.
- NOTE 13 Measured from the last falling strobe edge of DQS/DQS to the point when DQS/DQS finishes driving the signal.
- NOTE 14 CKE input setup time is measured from CKE reaching a HIGH/LOW voltage level to CK/CK crossing.
- NOTE 15 CKE input hold time is measured from $\text{CK}/\overline{\text{CK}}$ crossing to CKE reaching a HIGH/LOW voltage level.
- NOTE 16 Input setup/hold time for signal (CA[9:0], $\overline{\text{CS}}$).
- NOTE 17 To ensure device operation before the device is configured, a number of AC boot timing parameters are defined in this table. Boot parameter symbols have the letter b appended (for example, tCK during boot is tCKb).
- NOTE 18 Mobile LPDDR3 devices set some mode register default values upon receiving a RESET (MRW) command, as specified in Mode Register Definition.
- NOTE 19 The output skew parameters are measured with default output impedance settings using the reference load.
- NOTE 20 The minimum tCK column applies only when tCK is greater than $6 \mathrm{ns}$.
- NOTE 21 Clock Frequency herewith is a reference base on JEDEC's. Precise tCK, RL and WL setting needs to follow where defined on speed compatible table in section "Operating frequency", exceptional setting please confirm with NTC.





NTC Proprietary

Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

CA and CS Setup, Hold and Derating

For all input signals (CA and \overline{CS}) the total t_{IS} (setup time) and t_{IH} (hold time) required is calculated by adding the data sheet t_{IS} (base) and t_{IH} (base) value (see tIS/tIH Base Table) to the Δt_{IS} and Δt_{IH} derating value (see tIS/tIH Derating Table) respectively. Example: t_{IS} (total setup time) = t_{IS} (base) + Δt_{IS} .

Setup (t_{IS}) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{REF(dc)}$ and the first crossing of $V_{IH(ac)}$ min. Setup (t_{IS}) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{REF(dc)}$ and the first crossing of Vil(ac)max. If the actual signal is always earlier than the nominal slew rate line between shaded ' $V_{REF(dc)}$ to ac region', use nominal slew rate for derating value (see following typical slew rate Figure of tIS). If the actual signal is later than the nominal slew rate line anywhere between shaded ' $V_{REF(dc)}$ to ac region', the slew rate of a tangent line to the actual signal from the ac level to dc level is used for derating value (see following angent line figure of tIS).

Hold (t_{IH}) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{IL(dc)max}$ and the first crossing of $V_{REF(dc)}$. Hold (t_{IH}) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{IH(dc)min}$ and the first crossing of $V_{REF(dc)}$. If the actual signal is always later than the nominal slew rate line between shaded 'dc to $V_{REF(dc)}$ region', use nominal slew rate for derating value (see following typical slew rate Figure of tIH). If the actual signal is earlier than the nominal slew rate line anywhere between shaded 'dc to $V_{REF(dc)}$ region', the slew rate of a tangent line to the actual signal from the dc level to $V_{REF(dc)}$ level is used for derating value (see following angent line figure of tIH).

For a valid transition the input signal has to remain above/below $V_{IH/IL(ac)}$ for some time t_{VAC} (see table of required tVAC for CA).

Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached $V_{IH/IL(ac)}$ at the time of the rising clock transition) a valid input signal is still required to complete the transition and reach $V_{IH/IL(ac)}$. For slew rates in between the values listed in derating Table, the derating values may be obtained by linear interpolation. These values are typically not subject to production test. They are verified.



CA Setup and Hold Base-Values

unit [na]		Data Rate	wafawan aa	
unit [ps]	1866	1600	1333	reference
tISCA(base)	-	75	100	$V_{\text{IH/L(ac)}} = V_{\text{REF(dc)}} + /-150 \text{mV}$
tISCA(base)	62.5	-	-	$V_{\text{IH/L(ac)}} = V_{\text{REF(dc)}} + /-135 \text{mV}$
tIHCA(base)	80	100	125	$V_{\text{IH/L(dc)}} = V_{\text{REF(dc)}} + /-100 \text{mV}$

NOTE 1 AC/DC referenced for 2V/ns CA slew rate and 4V/ns differential CK- $\overline{\text{CK}}$ slew rate.

CS Setup and Hold Base-Values

		Data Rate	f a	
unit [ps]	1866	1600	1333	reference
tISCS(base)	-	195	215	$V_{\text{IH/L(ac)}} = V_{\text{REF(dc)}} + /-150 \text{mV}$
tISCS(base)	162.5	-	-	$V_{\text{IH/L(ac)}} = V_{\text{REF(dc)}} + /-135 \text{mV}$
tIHCS(base)	180	220	240	$V_{\text{IH/L(dc)}} = V_{\text{REF(dc)}} + /-100 \text{mV}$

NOTE 1 AC/DC referenced for 2V/ns \overline{CS} slew rate and 4V/ns differential CK- \overline{CK} slew rate.

Derating values tIS/tIH - ac/dc based AC150

	ΔtISCA, ΔtIHCA, ΔtISCS, ΔtIHCS derating in [ps] AC/DC based AC150 Threshold -> VIH(ac)=VREF(dc)+150mV, VIL(ac)=VREF(dc)-150mV DC100 Threshold -> VIH(dc)=VREF(dc)+100mV, VIL(dc)=VREF(dc)-100mV												
CK, CK Differential Slew Rate													
		8.07	V/ns	7.0V/ns		6.0V/ns		5.0V/ns		4.0V/ns		3.0V/ns	
		ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH
CA, CS	4.0	38	25	38	25	38	25	38	25	38	25	1	-
Slew	3.0	-	-	25	17	25	17	25	17	25	17	38	29
rate	2.0	-	-	-	-	0	0	0	0	0	0	13	13
(V/ns)	1.5	-	-	-	-	1	ı	-25	-17	-25	-17	-12	-4

NOTE 1 Cell contents shaded in pink are defined as 'not supported'.

Derating values tIS/tIH - ac/dc based AC135

	ΔtISCA, ΔtIHCA, ΔtISCS, ΔtIHCS derating in [ps] AC/DC based AC135 Threshold -> VIH(ac)=VREF(dc)+135mV, VIL(ac)=VREF(dc)-135mV DC100 Threshold -> VIH(dc)=VREF(dc)+100mV, VIL(dc)=VREF(dc)-100mV												
	CK, CK Differential Slew Rate												
	8.0V/ns			7.0V/ns		6.0V/ns		5.0V/ns		4.0V/ns		3.0V/ns	
		ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH
CA, CS	4.0	34	25	34	25	34	25	34	25	34	25	-	-
Slew	3.0	-	1	23	17	23	17	23	17	23	17	34	29
rate	2.0	-	i	ı	i	0	0	0	0	0	0	11	13
(V/ns)	1.5	-	-	-	-	-	-	-23	-17	-23	-17	-12	-4

NOTE 1 Cell contents shaded in pink are defined as 'not supported'.



NTC Proprietary


Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

Required time tVAC above VIH(ac) {below VIL(ac)} for valid transition for CA

Slew Rate		35mV (ps) Mb/s		50mV (ps) Mb/s	tVAC at 150mV (ps) 1333Mb/s		
(V/ns)	Min	Max	Min	Max	Min	Max	
>4.0	40	-	48	-	58		
4.0	40	_	48	_	58	_	
3.5	39	_	46	_	56	_	
3.0	36	_	43	_	53	_	
2.5	33	_	40	_	50	_	
2.0	29	_	35	_	45	_	
1.5	21	_	27	_	37	_	
<1.5	21	_	27	_	37	_	






Setup Slew Rate =
$$\frac{V_{REF(dc)} - V_{IL(ac)} max}{\Delta TF}$$

Setup Slew Rate Rising Signal =
$$\frac{V_{\text{IH(ac)}} \text{min - } V_{\text{REF(dc)}}}{\Delta \text{TR}}$$




Typical Slew Rate – tlH for CA and $\overline{\text{CS}}$ Relative to Clock




$$\frac{\text{Hold Slew Rate}}{\text{Rising Signal}} = \frac{V_{\text{REF(dc)}} - V_{\text{IL(dc)}} \text{max}}{\Delta \text{TR}} \qquad \frac{\text{Hold Slew Rate}}{\text{Falling Signal}} = \frac{V_{\text{IH(dc)}} \text{min} - V_{\text{REF(dc)}}}{\Delta \text{TF}}$$

Tangent Line – tIS for CA and $\overline{\text{CS}}$ Relative to Clock





Tangent Line – tlH for CA and $\overline{\text{CS}}$ Relative to Clock







NTC Proprietary Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM

8Gb: NT6CL128T64DR(4)

Data Setup, Hold and Slew Rate Derating

For all input signals (DQ, DM) the total t_{DS} (setup time) and t_{DH} (hold time) required is calculated by adding the data sheet t_{DS} (base) and t_{DH} (base) value (see the following tDS/tDH base table) to the Δt_{DS} and Δt_{DH} (see tDS/tDH derating table) derating value respectively. Example: t_{DS} (total setup time) = t_{DS} (base) + Δt_{DS} .

Setup (t_{DS}) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of V_{REF(dc)} and the first crossing of V_{IH(ac)}min. Setup (t_{DS}) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{REF(dc)}$ and the first crossing of $V_{IL(ac)}$ max (see following typical slew rate Figure of tDS). If the actual signal is always earlier than the nominal slew rate line between shaded 'VREF(dc) to ac region', use nominal slew rate for derating value. If the actual signal is later than the nominal slew rate line anywhere between shaded 'V_{REF(dc)} to ac region', the slew rate of a tangent line to the actual signal from the ac level to dc level is used for derating value(see following angent line figure of tDS).

Hold (t_{DH}) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{IL(dc)}$ max and the first crossing of V_{REF(dc)}. Hold (t_{DH}) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{IH(dc)}$ min and the first crossing of $V_{REF(dc)}$ (see following typical slew rate Figure of tDH). If the actual signal is always later than the nominal slew rate line between shaded 'dc level to V_{REF(dc)} region', use nominal slew rate for derating value. If the actual signal is earlier than the nominal slew rate line anywhere between shaded 'dc to V_{REF(dc)} region', the slew rate of a tangent line to the actual signal from the dc level to V_{REF(dc)} level is used for derating value (see following angent line figure of tDH).

For a valid transition the input signal has to remain above/below V_{IH/IL(ac)} for some time t_{VAC} (see table of required tVAC for DQ/DM).

Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached V_{IH/IL(ac)} at the time of the rising clock transition) a valid input signal is still required to complete the transition and reach VIH/IL(ac).

For slew rates in between the values listed in the tables the derating values may be obtained by linear interpolation.

These values are typically not subject to production test. They are verified.

Data Setup and Hold Base-Values (>400MHz, 1V/ns Slew Rate)

unit [ma]		Data Rate	wofowon as	
unit [ps]	1866	1600	1333	reference
tDS(base)	-	75	100	$V_{\text{IH/L(ac)}} = V_{\text{REF(dc)}} + /- 150 \text{mV}$
tDS(base)	62.5	-	-	$V_{\text{IH/L(ac)}} = V_{\text{REF(dc)}} + /- 135 \text{mV}$
tDH(base)	80	100	125	$V_{\text{IH/L(dc)}} = V_{\text{REF(dc)}} + /- 100 \text{mV}$

NOTE 1 AC/DC referenced for 2V/ns DQ, DM slew rate and 4V/ns differential DQS-DQS slew rate and nominal V_{IX}.



NTC Proprietary

Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

Derating values tDS/tDH - ac/dc based AC150

	ΔtDS, ΔtDH derating in [ps] AC/DC based AC150 Threshold -> VIH(ac)=VREF(dc)+150mV, VIL(ac)=VREF(dc)-150mV DC100 Threshold -> VIH(dc)=VREF(dc)+100mV, VIL(dc)=VREF(dc)-100mV												
DQS, DQS Differential Slew Rate													
				7.0V/ns		6.0V/ns		5.0V/ns		4.0V/ns		3.0V/ns	
		ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH
	4.0	38	25	38	25	38	25	38	25	38	25	1	-
DQ, DM	3.0	-	-	25	17	25	17	25	17	25	17	38	29
Slew rate (V/ns)	2.0	-	-	-	-	0	0	0	0	0	0	13	13
(٧/115)	1.5	-	-	-	-	-	-	-25	-17	-25	-17	-12	-4

NOTE 1 Cell contents shaded in pink are defined as 'not supported'.

Derating values tDS/tDH - ac/dc based AC135


	ΔtDS, ΔtDH derating in [ps] AC/DC based AC135 Threshold -> VIH(ac)=VREF(dc)+135mV, VIL(ac)=VREF(dc)-135mV DC100 Threshold -> VIH(dc)=VREF(dc)+100mV, VIL(dc)=VREF(dc)-100mV												
DQS, DQS Differential Slew Rate													
		8.07	V/ns	7.0V/ns		6.0V/ns		5.0V/ns		4.0V/ns		3.0V/ns	
		ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH
	4.0	34	25	34	25	34	25	34	25	34	25	1	-
DQ, DM	3.0	-	-	23	17	23	17	23	17	23	17	34	29
Slew rate (V/ns)	2.0	-	-	-	-	0	0	0	0	0	0	11	13
(v/ns)	1.5	-	-	-	-	-	-	-23	-17	-23	-17	-12	-4

NOTE 1 Cell contents shaded in pink are defined as 'not supported'.

Required time tVAC above VIH(ac) {below VIL(ac)} for valid transition for DQ, DM

Slew Rate		35mV (ps) Mb/s		50mV (ps) Mb/s	tVAC at 150mV (ps) 1333Mb/s		
(V/ns)	Min	Max	Min	Max	Min	Max	
>4.0	40	_	48	-	58	_	
4.0	40	_	48	ı	58	_	
3.5	39	_	46	I	56	_	
3.0	36	_	43	I	53	_	
2.5	33	_	40	I	50	-	
2.0	29	_	35	-	45	_	
1.5	21	_	27	-	37	_	
<1.5	21	_	27	-	37	_	


Typical Slew Rate and tVAC - tDS for DQ Relative to Strobe



Setup Slew Rate Falling Signal =
$$\frac{V_{REF(dc)} - V_{IL(ac)}max}{\Delta TF}$$


Setup Slew Rate Rising Signal =
$$\frac{V_{\text{IH(ac)}} \text{min - } V_{\text{REF(dc)}}}{\Delta^{\text{TR}}}$$

Typical Slew Rate - tDH for DQ Relative to Strobe



LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)






Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM
4Gb:NT6CL128M32DM(Q), NT6CL256M16DM
8Gb: NT6CL128T64DR(4)



Tangent Line - tDH for DQ with Respect for Strobe



Hold Slew Rate Rising Signal = $\frac{\text{tangent line }[V_{REF(dc)} - V_{IL(dc)} \text{max }]}{\Lambda TR}$

Hold Slew Rate Falling Signal = $\frac{\text{tangent line } [V_{\text{IH(dc)}} \text{min - } V_{\text{REF(dc)}}]}{\Delta \text{TF}}$



NTC Proprietary

Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

Basic Functionality

Mobile LPDDR3 is a high-speed SDRAM internally configured as an 8-bank memory device.

LPDDR3 uses a double data rate architecture on the command/address (CA) bus to reduce the number of input pins in the system. The 10-bit CA bus is used to transmit command, address, and bank information. Each command uses one clock cycle, during which command information is transferred on both the rising and falling edges of the clock.

LPDDR3 uses a double data rate architecture on the DQ pins to achieve high-speed operation. The double data rate architecture is essentially an 8n prefetch architecture with an interface designed to transfer two data bits per DQ every clock cycle at the I/O pins.

A single read or write access for LPDDR3 effectively consists of a single 8n-bit-wide, one-clock-cycle data transfer at the internal SDRAM core and eight corresponding nbit- wide, one-half-clock-cycle data transfers at the I/O pins. Read and write accesses to the device are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence.

Accesses begin with the registration of an ACTIVATE command followed by a READ or WRITE command. The address and BA bits registered coincident with the ACTIVATE command are used to select the row and bank to be accessed. The address bits registered coincident with the READ or WRITE command are used to select the bank and the starting column location for the burst access.



NTC Proprietary

Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

Power-Up, Initialization, and Power-Off

LPDDR3 devices must be powered up and initialized in a predefined manner. Power-up and initialization by means other than those specified will result in undefined operation.

Voltage Ramp and Device Initialization

The following sequence must be used to power up the device. Unless specified otherwise, this procedure is mandatory and applies to devices.

1) Voltage Ramp:

While applying power (after Ta), CKE must be held LOW (\leq 0.2 × VDDCA), and all other inputs must be between VILmin and VIHmax. The device outputs remain at High-Z while CKE is held LOW. Following the completion of the voltage ramp (Tb), CKE must be maintained LOW. DQ, DM, DQS and \overline{DQS} voltage levels must be between VSS and VDDQ during voltage ramp to avoid latch up. CK, \overline{CK} , \overline{CS} , and CA input levels must be between VSS and VDDCA during voltage ramp to avoid latch-up. Voltage ramp power supply requirements are provided below.

Voltage Ramp Conditions

After	Applicable Conditions
	VDD1 must be greater than VDD2 (200 mV)
To in reached	VDD1 and VDD2 must be greater than VDDCA (200 mV)
Ta is reached	VDD1 and VDD2 must be greater than VDDQ (200 mV)
	VREF must always be less than all other supply voltages

Notes:

- 1. Ta is the point when any power supply first reaches 300 mV.
- 2. Noted conditions apply between Ta and power-down (controlled or uncontrolled).
- 3. Tb is the point at which all supply and reference voltages are within their defined operating ranges.
- 4. Power ramp duration tINITO (Tb Ta) must not exceed 20ms.
- 5. The voltage difference between any of VSS pins must not exceed 100 mV.

Beginning at Tb, CKE must remain LOW for at least tINIT1, after which CKE can be asserted HIGH. The clock must be stable at least tINIT2 prior to the first CKE LOW-to-HIGH transition (Tc). CKE, \overline{CS} , and CA inputs must observe setup and hold requirements (tIS, tIH) with respect to the first rising clock edge (as well as to subsequent falling and rising edges).

If any MRRs are issued, the clock period must be within the range defined for tCKb. MRW commands can be issued at normal clock frequencies as long as all AC timings are met. Some AC parameters (for example, tDQSCK) could have relaxed timings (such as tDQSCKb) before the system is appropriately configured. While keeping CKE HIGH, NOP commands must be issued for at least tlNIT3 (Td). The ODT input signal may be in undefined state until tlS before CKE is registered HIGH. When CKE is registered HIGH, the ODT input signal shall be statically held at either LOW or HIGH. The ODT input signal remains static until the power up initialization sequence is finished, including the expiration of tZQINIT.



NTC Proprietary Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM

8Gb: NT6CL128T64DR(4)

2) RESET Command:

After tINIT3 is satisfied, the MRW RESET command must be issued (Td). An optional PRECHARGE ALL command can be issued prior to the MRW RESET command. Wait at least tINIT4 while keeping CKE asserted and issuing NOP commands.

3) MRRs and Device Auto Initialization (DAI) Polling:

After tINIT4 is satisfied (Te), only MRR commands and power-down entry/exit commands are supported. After Te, CKE can go LOW in alignment with power-down entry and exit specifications. Use the MRR command to poll the DAI bit and report when device auto initialization is complete; otherwise, the controller must wait a minimum of tINIT5, or until the DAI bit is set before proceeding. As the memory output buffers are not properly configured by Te, some AC parameters must have relaxed timings before the system is appropriately configured. After the DAI bit (MR0, DAI) is set to zero by the memory device (DAI complete), the device is in the idle state (Tf). DAI status can be determined by issuing the MRR command to MR0. The device sets the DAI bit no later than tINIT5 after the RESET command. The controller must wait at least tINIT5 or until the DAI bit is set before proceeding.

4) ZQ Calibration:

After tINIT5 (Tf), the MRW initialization calibration (ZQ_CAL) command can be issued to the memory (MR10). This command is used to calibrate output impedance over process, voltage, and temperature. In systems where more than one LPDDR3 device exists on the same bus, the controller must not overlap MRW ZQ_CAL commands. The device is ready for normal operation after tZQinit.


5) Normal Operation:

After tZQinit (Tg), MRW commands must be used to properly configure the memory (for example the output buffer drive strength, latencies, etc.). Specifically, MR1, MR2, and MR3 must be set to configure the memory for the target frequency and memory configuration After the initialization sequence is complete, the device is ready for any valid command. After Tg, the clock frequency can be changed using the procedure described in the LPDDR3 specification.



LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

Power Ramp and Initialization Sequence



* Midlevel on CA bus means: valid NOP

- NOTE 1 High-Z on the CA bus indicates NOP.
- NOTE 2 For tINIT values, see below table.
- NOTE 3 After RESET command (time Te), RTT is disabled until ODT function is enabled by MRW to MR11 following Tg.
- NOTE 4 CA Training is optional.

Initialization Timing Parameters

Symbol	Parameter	Va	Unit	
		min	max	
tINIT0	Maximum Power Ramp Time	-	20	ms
^t INIT1	Minimum CKE low time after completion of power ramp	100	-	ns
^t INIT2	Minimum stable clock before first CKE high	5	-	tCK
tINIT3	Minimum idle time after first CKE assertion	200	-	us
^t INIT4	Minimum idle time after Reset command	1	-	us
tINIT51	Maximum duration of Device Auto-Initialization	-	10	us
^t ZQINIT	ZQ Initial Calibration	1	-	us
^t CKb	Clock cycle time during boot	18	100	ns

NOTE 1 If DAI bit is not read via MRR, SDRAM will be in idle state after tINIT5(max) has expired.





NTC Proprietary Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM

8Gb: NT6CL128T64DR(4)

Initialization after RESET (without voltage ramp):

If the RESET command is issued before or after the power-up initialization sequence, the re-initialization procedure must begin at Td.

Power-Off Sequence

The following procedure is required to power off the device. While powering off, CKE must be held LOW (≤ 0.2 × VDDCA); all other inputs must be between VILmin and VIHmax. The device outputs remain at High-Z while CKE is held LOW.

DQ, DM, DQS, and DQS voltage levels must be between VSS and VDDQ during the power-off sequence to avoid latch-up. CK, $\overline{\text{CK}}$, $\overline{\text{CS}}$, and CA input levels must be between VSS and VDDCA during the power-off sequence to avoid latch-up.

Tx is the point where any power supply drops below the minimum value specified.

Tz is the point where all power supplies are below 300 mV. After Tz, the device is powered off.

Power Supply Conditions

Between	Applicable Conditions								
Tx and Tz	VDD1 must be greater than VDD2—200 mV								
Tx and Tz VDD1 must be greater than VDDCA—200 mV									
Tx and Tz VDD1 must be greater than VDDQ—200 mV									
Tx and Tz	VREF must always be less than all other supply voltages								
Notes:									
1. The voltage difference	The voltage difference between any of VSS pins must not exceed 100 mV.								

Uncontrolled Power-Off Sequence

When an uncontrolled power-off occurs, the following conditions must be met:

At Tx, when the power supply drops below the minimum values specified, all power supplies must be turned off and all power-supply current capacity must be at zero, except for any static charge remaining in the system.

After Tz (the point at which all power supplies first reach 300 mV), the device must power off. During this period, the relative voltage between power supplies is uncontrolled. VDD1 and VDD2 must decrease with a slope lower than 0.5 V/µs between Tx and Tz. An uncontrolled power-off sequence can occur a maximum of 400 times over the life of the device.

Power-Off Timing

Symbol	Parameter	Min	Max	Unit
tPOFF	Maximum power-off ramp time	-	2	S



NTC Proprietary

Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

Mode Register Definition

LPDDR3 devices contain a set of mode registers used for programming device operating parameters, reading device information and status, and for initiating special operations such as DQ calibration, ZQ calibration, and device reset.

Mode Register Assignment and Definition

Table below shows the mode registers. Each register is denoted as "R", if it can be read but not written, "W" if it can be written but not read, and "R/W" if it can be read and written. Mode Register Read Command shall be used to read a register. Mode Register Write Command shall be used to write a register.



NTC Proprietary Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM

4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

Mode Register Assignment

MR#	MA [7:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
0	00н	Device Info	R	RL3	WL-B	(RFU)	RZ	RZQI (RFI		J)	DAI
1	01н	Device Feature1	W	nWR (for AP) (RFU)				J)	BL		
2	02н	Device Feature2	W	WRLev	WL Sel	(RFU)	nWRE		RL &	WL	
3	03н	I/O Config-1	W		(RF	U)			D	S	
4	04н	Refresh Rate	R	TUF		(RFI	U)		Re	fresh Ra	te
5	05н	Basic Config-1	R				Manufac	turer ID			
6	06н	Basic Config-2	R				Revision	on ID1			
7	07н	Basic Config-3	R				Revision	on ID2			
8	08н	Basic Config-4	R	I/O w	idth		Dens	sity		Ту	ре
9	09н	Test Mode	W			Vend	or-Speci	fic Test	Mode		
10	0Ан	IO Calibration	W				Calibrati	on Code)		
11	0Вн	ODT	W			(RFU)			PD ctl	DQ (DDT
12-15	0Сн-0Гн	(Reserved)	_				(RFI	J)			
16	10н	PASR_BANK	W			ı	PASR Ba	nk Mask	(
17	11 _H	PASR_Seg	W			P.A	\SR Segr	nent Ma	sk		
18-31	12 _н -1F _н	(Reserved)	_				(RFI	J)			
32	20 н	DQ calibration pattern A	R		See	Data Ca	libration	Pattern	Descript	ion	
33-39	21 _H -27 _H	(Do Not Use)	_				(DNI	J)			
40	28 _H	DQ calibration pattern B	R		See	Data Ca	libration	Pattern	Descript	ion	
41	29н	CA Training 1	W			See MF	RW – CA	Training	g Mode		
42	2Ан	CA Training 2	W			See MF	RW – CA	Training	g Mode		
43-47	2B _H -2F _H	(Do Not Use)	_				(DNI	J)			
48	30н	CA Training 3	W			See MF	RW – CA	Training	g Mode		
49-62	31 _н -3Е _н	(Reserved)	_	(RFU)							
63	3Fн	RESET	W	X or 0xFCh							
64-255	40 н- FF н	(Reserved)	_				(RFI	J)			

NOTE 1 RFU bits shall be set to '0' during mode register writes.

NOTE 2 RFU bits shall be read as '0' during mode register reads.

NOTE 3 All mode registers that are specified as RFU or write-only shall return undefined data when read and DQS, $\overline{\text{DQS}}$ shall be toggled.

NOTE 4 All mode registers that are specified as RFU shall not be written.

NOTE 5 See vendor device datasheets for details on vendor-specific mode registers.

NOTE 6 Writes to read-only registers shall have no impact on the functionality of the device.



LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

$MR0_Device Information (MA[7:0] = 00_H)$

MR#	MA [7:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
0	00н	Device Info	R	RL3	WL-B	(RFU)	RZC	ગ્રા	(RFI	U)	DAI

Feature	Register Information	Туре	ОР	Definition
DAI	Device Auto-Initialization Status	Read-only	OP<0>	0 в: DAI complete
DAI	Device Auto initialization status	ricad offig	01 (02	1 _B : DAI still in progress
				00 _B : RZQ self test not supported
				01 _B : ZQ-pin may connect to $V_{\rm DDCA}$ or float
RZQI ¹⁻⁴	RZQI (Built in Self Test for RZQ	Read-only	OP<4:3>	10 _B : ZQ-pin may short to GND
	Information)	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	O (\(\)\)	11 _B : ZQ-pin self test completed, no error condition
				detected (ZQ-pin may not connect to $V_{\rm DDCA}$ or
				float nor short to GND)
WL-B	WL (Set B) Support	Read-only	OP<6>	0B : DRAM does not support WL (Set B)
WL-D	WE (Set b) Support	Neau-Only	01/02	1B: DRAM supports WL (SetB)
				0 _B : DRAM does not support
				RL=3, nWR=3, WL=1
RL3	RL3 Option Support	Read-only	OP<7>	1 _B : DRAM supports
				RL=3, nWR=3, WL=1
				for frequencies ≤ 166

- NOTE 1 RZQI, if supported, will be set upon completion of the MRW ZQ Initialization Calibration command.
- NOTE 2 If ZQ is connected to $V_{\rm DDCA}$ to set default calibration, OP[4:3] shall be set to 01. If ZQ is not connected to $V_{\rm DDCA}$, either OP[4:3]=01 or OP[4:3]=10 might indicate a ZQ-pin assembly error. It is recommended that the assembly error is corrected.
- NOTE 3 In the case of possible assembly error (either OP[4:3]=01 or OP[4:3]=10 per Note 4), the LPDDR3 device will default to factory trim settings for *R*_{ON}, and will ignore ZQ calibration commands. In either case, the system may not function as intended.
- NOTE 4 In the case of the ZQ self-test returning a value of 11b, this result indicates that the device has detected a resistor connection to the ZQ pin. However, this result cannot be used to validate the ZQ resistor value or that the ZQ resistor tolerance meets the specified limits (i.e. $240-\Omega \pm 1\%$).



LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

MR1_Device Feature 1 (MA[7:0] = 01_H)

MR#	MA [7:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
1	01н	Device Feature1	W	nW	/R (for Al	P)	(RFI	J)		BL	

Feature	Туре	OP	Definition
BL	Write-only	OP<2:0>	011 _B : BL8 (default)
DL			All others: reserved
			If $nWRE (MR2 OP<4>) = 0$:
			001 _B : <i>n</i> WR=3 (default)
			100 _B : <i>n</i> WR=6
			110 _B : nWR=8
nWR (for AP)	Write -only	OP<7:5>	111 _B : <i>n</i> WR=9
IIWK (IOI AF)	write -only	OF < 7.52	If $nWRE$ (MR2 OP<4> = 1:
			$000_{\rm B}$: $nWR=10$
			001 _B : <i>n</i> WR=11
			010 _B : <i>n</i> WR=12
			All others: reserved

NOTE 1 Programmed value in nWR register is the number of clock cycles which determines when to start internal precharge operation for a write burst with AP enabled. It is determined by RU(tWR/tCK).

Burst Sequence

C2	C1	C0	BL	Burst Cycle Number and Burst Address Sequence									
				1	2	3	4	5	6	7	8		
Ов	Ов	Ов	8	0	1	2	3	4	5	6	7		
Ов	1 _B	Ов		2	3	4	5	6	7	0	1		
1 _B	0в	О _в		4	5	6	7	0	1	2	3		
1 _B	1 _B	Ов		6	7	0	1	2	3	4	5		

- 1. C0 input is not present on CA bus. It is implied zero.
- 2. The burst address represents C2 C0.



Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

MR2_Device Feature 2 (MA[7:0] = 02_H)

MR#	MA [7:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
2	02н	Device Feature2	W	WRLev	WL Sel	(RFU)	nWRE		RL &	WL	

Feature	Туре	OP	Definition
Feature RL & WL	Type Write-only	OP<3:0>	If OP<6> =0 (WL Set A, default) 0001B: RL = 3 / WL = 1 (\leq 166 MHz) 0100B: RL = 6 / WL = 3 (\leq 400 MHz) 0110B: RL = 8 / WL = 4 (\leq 533 MHz) 0111B: RL = 9 / WL = 5 (\leq 600 MHz) 1000B: RL = 10 / WL = 6 (\leq 667 MHz, default) 1001B: RL = 11 / WL = 6 (\leq 800 MHz) 1010B: RL = 12 / WL = 6 (\leq 800 MHz) 1100B: RL = 14 / WL = 8 (\leq 933 MHz) All others: reserved If OP<6> =1 (WL Set B) 0001B: RL = 3 / WL = 1 (\leq 166 MHz) 0100B: RL = 8 / WL = 4 (\leq 533 MHz) 0110B: RL = 9 / WL = 5 (\leq 600 MHz) 1100B: RL = 9 / WL = 5 (\leq 600 MHz) 1000B: RL = 11 / WL = 8 (\leq 667 MHz) 1001B: RL = 11 / WL = 9 (\leq 733 MHz) 1001B: RL = 11 / WL = 9 (\leq 800 MHz)
			1100B : $RL = 14 / WL = 11 (\le 933 \text{ MHz})$ All others: reserved
nWRE	Write-only	OP<4>	0B: enable n WR programming ≤ 9 1B: enable n WR programming > 9 (default)
WL Selection	Write-only	OP<6>	0B: Select WL Set A (default)
	,		1B: Select WL Set B 0B: disabled (default)
WR Leveling	Write-only	OP<7>	1B: enabled

NOTE 1 See MR0, OP<7>
NOTE 2 See MR0, OP<6>

NOTE 3 Clock Frequency herewith is a reference base on JEDEC's. Precise tCK, RL and WL setting needs to follow where defined on speed compatible table in section "Operating frequency", exceptional setting please confirm with NTC.



NTC Proprietary **Level: Property**

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

MR3_I/O Configuration 1 (MA[7:0] = 03_H)

MR#	MA [7:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
3	03н	I/O Config-1	W		(RF	U)			D	s	

Feature	Туре	ОР	Definition
			0000 _B : reserved
			0001 _B : 34.3Ω typical
			0010_B : 40Ω typical (default)
			0011_B: 48Ω typical
Duite Characte	Marita and .	00.00	0100 _B : 60Ω typical
Drive Strength	Write-only	OP<3:0>	0110 _B : 80Ω typical
			1001 _B : 34.3Ω pull-down, 40Ω pull-up (240Ω termination)
			1010 B: 40Ω pull-down, 48Ω pull-up (240Ω termination)
			1011 _B : 34.3Ω pull-down, 48Ω pull-up (120Ω termination)
			All others: reserved



NTC Proprietary Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

$MR4_Device Temperature (MA[7:0] = 04_H)$

MR#	MA [7:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
4	04н	Refresh Rate	R	TUF		(RF	U)		Re	fresh Ra	ite

Feature	Туре	ОР	Definition
	Don't only		000B: SDRAM Low temperature operating limit exceeded
			001B: 4x trefi, 4x trefipb, 4x trefw
			010b: 2x trefi, 2x trefipb, 2x trefw
Refresh Rate		OP<2:0>	011B: 1x trefi, 1x trefipb, 1x trefw ($\leq 85^{\circ}$ C)
Refresh Rate	Read-only	UP<2:0>	100B: 0.5x trefi, 0.5x trefipb, 0.5x trefw
			101B: 0.25x trefi, 0.25x trefipb, 0.25x trefw, no AC timing derating
			110B: 0.25x trefi, 0.25x trefipb, 0.25x trefw, timing derating required
			111B: SDRAM High temperature operating limit exceeded
Temperature Update	Read-only OP<7>	00.475	0B: OP<2:0> value has not changed since last read of MR4.
Flag (TUF)		1B: OP<2:0> value has changed since last read of MR4.	

NOTE 1 A mode register read from MR4 will reset OP7 to 0.

NOTE 2 OP7 is reset to 0 at power-up.

NOTE 3 If OP2 = 1, the device temperature is greater than 85°C.

NOTE 4 OP7 is set to 1 if OP<2:0> has changed at any time since the last MR4 read.

NOTE 5 The device might not operate properly when OP<2:0> = 000b or 111b.

NOTE 6 For the specified operating temperature range and maximum operating temperature, refer to the Operating Temperature Range table.

NOTE 7 LPDDR3 devices must be derated by adding 1.875ns to the following core timing parameters:tRCD, tRC, tRAS, tRP, and tRRD. The tDQSCK parameter must be derated as specified in the AC Timing table. Prevailing clock frequency specifications and related setup and hold timings remain unchanged.

NOTE 8 The recommended frequency for reading MR4 is provided in the Temperature Sensor section.



LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

MR5_Basic Configuration-1 (MA[7:0] = 05_H)

MR#	MA [7:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
5	05н	Basic Config-1	R				Manufac	turer ID			

Feature	Туре	OP	Definition
Manufacture	forture ID Dood only		0000 0101B: Nanya
Manufactuer ID	Read-only	OP<7:0>	All Others: Reserved

MR6_Basic Configuration-2 (MA[7:0] = 06_H)

	MR#	MA [7:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
ı	6	06н	Basic Config-2	R				Revision	on ID1			

Feature	Туре	OP	Definition
Desirate and ID4	Deed sub-		0000 0011 B: D-die
Revision ID1	Read-only	OP<7:0>	All Others: Reserved

MR7_Basic Configuration-3 (MA[7:0] = 07_H)

MR#	MA [7:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
7	07н	Basic Config-3	R				Revisi	on ID2			

Feature	Туре	OP	Definition
Davidska u ID2	Deed sub-		0000 0000в: A Version
Revision ID2	Read-only	OP<7:0>	All Others: Reserved



LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

MR8_Basic Configuration-4 (MA[7:0] = 08H)

MR#	MA [7:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
8	08н	Basic Config-4	R	I/O w	idth		Dens	sity		Ту	ре

Feature	Туре	OP	Definition
Turne	Dood only	OP<1:0>	11B: LPDDR3 S8
Туре	Read-only	OP<1:0>	All others: Reserved
			0110B: 4Gb
			0111B: 8Gb
Density	Read-only	OP<5:2>	1000B: 16Gb
			1001B: 32Gb
			All others: Reserved
			00B: x32
I/O width	Read-only	OP<7:6>	01B: x16
			All others: Reserved

NOTE 1 All the information is for die level.

$MR9_Test Mode (MA<7:0> = 09H)$

MR#	MA [7:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
9	09н	Test Mode	W	Vendor-Specific Test Mode		Mode					



LPDDR3 4Gb/8Gb(DDP) SDRAM

4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

MR10_Calibration (MA[7:0] = $0A_H$)

MR#	MA [7:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
10	0Ан	IO Calibration	W				Calibrati	on Code	!		

Feature	Туре	OP	Definition
			0xFF: Calibration command after initialization
			0xAB: Long calibration
Calibration Code	Write-only	OP<7:0>	0x56: Short calibration
			0xC3: ZQ Reset
			All Others: Reserved

NOTE 1 Host processor shall not write MR10 with "Reserved" values.

NOTE 2 The device ignores calibration commands when a reserved value is written into MR10.

NOTE 3 See AC Timing table for the calibration latency.

NOTE 4 If ZQ is connected to VSS through RZQ, either the ZQ calibration function (see MRW ZQ CALIBRATION Command) or default calibration (through the ZQ RESET command) is supported. If ZQ is connected to VDDCA, the device operates with default calibration and ZQ CALIBRATION commands are ignored. In both cases, the ZQ connection must not change after power is supplied to the device.

NOTE 5 Devices that do not support calibration ignore the ZQ CALIBRATION command.

NOTE 6 The MRW ZQ Initialization Calibration command will update MR0 to indicate RZQ pin connection.



LPDDR3 4Gb/8Gb(DDP) SDRAM

4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

$MR11_ODT (MA[7:0] = 0B_H)$

MR#	MA [7:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
11	1 0B H ODT		W			(RFU)			PD ctl	DQ C	DT

Feature	Туре	OP	Definition
			00B: Disable (Default)
DO ODTI	DQ ODT ¹ Write-only OP<1:0> 01B: Reserved		01B: Reserved
DQ OD1-	write-only		10B: <i>R</i> ZQ/2
			11B: <i>R</i> ZQ/1
DD Control	M/rita anly	OP<2>	0B: ODT disabled by DRAM during power down (default)
PD Control	Write-only	UP<2>	1B: ODT enabled by DRAM during power down

NOTE 1 Depending on ballout, ODT pin may be NOT supported so ODT die pad is connected to Vss inside the package.

MR12-15_Reserved (MA[7:0] = $0C_H-0F_H$)

$MR16_PASR_BANK (MA[7:0] = 10_H)$

MR#	MA [7:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
16	10н	PASR_BANK	W			ı	PASR Ba	nk Mask	(

PASR Bank Mask Write-only OP<7:0>	Definition		
DASP Bank Mack			0B: refresh enable to the bank (= unmasked, default)
PASK Dank Iviask	write-only		1B: refresh blocked (= masked)

OP	Bank Mask	LPDDR3 SDRAM
0	XXXXXXX1	Bank 0
1	XXXXXX1X	Bank 1
2	XXXXX1XX	Bank 2
3	XXXX1XXX	Bank 3
4	XXX1XXXX	Bank 4
5	XX1XXXXX	Bank 5
6	X1XXXXXX	Bank 6
7	1XXXXXXX	Bank 7



LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

$MR17_PASR_Segment (MA[7:0] = 11_H)$

MR#	MA [7:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
17	11н	PASR_Seg	W			P.	SR Segr	nent Ma	sk		

Feature	Туре	OP	Definition
DACD Comment Mode	Write-only	OP<7:0>	OB: refresh enable to the segment (=unmasked, default)
PASR Segment Mask	write-only		1B: refresh blocked (=masked)

Segment	OP Segment Mask O XXXXXXXX1 1 XXXXXXX1X 2 XXXXXX1X		4Gb 8Gb 16Gb 32Gb R13:11 R14:12 R14:12 TBD									
0	0	XXXXXXX1										
1	1	XXXXXX1X	001 _B									
2	2	XXXXX1XX	010 _B									
3	3	XXXX1XXX										
4	4	XXX1XXXX		10	О В							
5	5	XX1XXXXX		10	1 _B							
6	6	X1XXXXXX		11	. 0 _B							
7	7	1XXXXXXX		11	.1 _B							

NOTE 1 This table indicates the range of row addresses in each masked segment. X is do not care for a particular segment.

NOTE 2 No memory present at addresses with R13=R14=HIGH. Segment masks 6 and 7 are ignored.

$MR18-31_Reserved (MA[7:0] = 12_{H-}1F_H)$

MR32_DQ Calibration Pattern A (MA[7:0] = 20_H)

MR#	MA [7:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
32	20н	DQ calibration pattern A	R		See Data Calibration Pattern Descri		Descripti	ion			

NOTE 1 Reads to MR32 return DQ Calibration Pattern "A". See "DQ Calibration"

MR33-39_Do Not Use $(MA[7:0] = 21_{H-}27_{H})$

MR40_DQ Calibration Pattern B (MA[7:0] = 28_H)

MR#	MA [7:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
40	28н	DQ calibration pattern B	R		See	Data Ca	libration	Pattern	Descript	ion	

NOTE 1 Reads to MR40 return DQ Calibration Pattern "B". See "DQ Calibration"



NTC Proprietary Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

$MR41_{CA} Training 1 (MA[7:0] = 29_{H})$

MR#	MA [7:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
41	29н	CA Training 1	W			See MF	RW – CA	Training	y Mode		

NOTE 1 Writes to MR41 enables CA Training. See Mode Register Write - CA Training Mode

$MR42_CA$ Training 2 $(MA[7:0] = 2A_H)$

MR#	MA [7:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
42	2Ан	CA Training 2	W			See MF	RW – CA	Training	y Mode		

NOTE 1 Writes to MR42 enables CA Training. See Mode Register Write - CA Training Mode

$MR43-47_{Do} Not Use (MA[7:0] = 2B_{H-}2F_{H})$

$MR48_{CA}$ Training 3 ($MA[7:0] = 30_{H}$)

MR#	MA [7:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
48	30н	CA Training 3	W			See MF	RW – CA	Training	g Mode		

NOTE 1 Writes to MR48 enables CA Training. See Mode Register Write - CA Training Mode

$MR49-62_Do Not Use (MA[7:0] = 31_{H-}3E_H)$

$MR63_RESET (MA[7:0] = 3F_H)$

MR#	MA [7:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
63	3Fн	RESET	W				X or 0	xFCh			

MR64-255_Reserved (MA[7:0] = 40_{H} -FF_H)



NTC Proprietary

Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

LPDDR3 SDRAM Truth Table

Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the LPDDR3 device must be powered down and then restarted through the specified initialization sequence before normal operation can continue.



NTC Proprietary

Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)



Command Truth Table

SDRAM	Com	mand P	ins					CA pir	ıs					
command	CH	Œ	cs	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9	CK EDGE
	CK(n-1)	CK(n)	w	CAU	CAI	CAZ	CAS	CA4	CAS				CAS	CK EDGE
MRW	Н	Н	L	L	L	L	L	MA0	MA1	MA2	MA3	MA4	MA5	
			Х	MA6	MA7	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7	<u> </u>
MRR	Н	Н	L	L	L	L	Н	MA0	MA1	MA2	MA3	MA4	MA5	
			Х	MA6	MA7			Х						
Refresh	Н	Н	L	L	L	Н	L	Х						
(per bank) ¹¹			Х	X										
Refresh	Н	Н	L	L	L	Н	Н	Х						
(all bank)			Х		X				<u> </u>					
Enter	Н	L	L	L	L	Н		Х						
Self Refresh	Х		Х			I	l	Х						<u>+</u>
Activate	Н	Н	L	L	Н	R8	R9	R10	R11	R12	BA0	BA1	BA2	
(bank)			Х	R0	R1	R2	R3	R4	R5	R6	R7	R13	R14	<u>+</u>
Write	Н	Н	L	Н	L	L	RFU	RFU	C1	C2	BA0	BA1	BA2	
(bank)			Х	AP ³	C3	C4	C5	C6	C7	C8	C9	C10	C11	<u>+</u>
Read	Н	Н	L	Н	L	Н	RFU	RFU	C1	C2	BA0	BA1	BA2	
(bank)			Х	AP ³	C3	C4	C5	C6	C7	C8	C9	C10	C11	<u>+</u>
Precharge	Н	Н	L	Н	Н	L	Н	AB	Х	Х	BA0	BA1	BA2	
(pre bank, all bank)			Х					Х						<u>+</u>
Enter	Н	L	L	Н	Н	L		Х						
Deep Power Down	Х		Х					Х						<u> </u>
NOP	Н	Н	L	Н	Н	Н		Х						
			Х					Х						<u>+</u>
Maintain PD,	L	L	L	Н	Н	Н		Х						
SREF, DPD (NOP)			Х					Х						<u>+</u>
NOP	Н	Н	Н					Х						
-			Х					Х						<u>+</u>
Maintain PD,	L	L	Н	х										
SREF, DPD (NOP)	_	_	Х	Х					<u> </u>					
Enter	Н	L	Н	X										
Power Down	Х	_	Х		Х					<u>+</u>				
Exit	L	Н	Н		х									
PD, SREF, DPD	Х		Х					Х						₩_

- NOTE 1 All LPDDR3 commands are defined by states of $\overline{\text{CS}}$, CA0, CA1, CA2, CA3, and CKE at the rising edge of the clock.
- NOTE 2 Bank addresses BAO, BA1, BA2 (BA) determine which bank is to be operated upon.
- NOTE 3 AP "high" during a READ or WRITE command indicates that an auto-precharge will occur to the bank associated with the READ or WRITE command.
- NOTE 4 "X" means "H or L (but a defined logic level)", except when the LPDDR3 SDRAM is in PD, SREF, or DPD, in which case $\overline{\text{CS}}$, CK/CK, and CA can be floated.
- NOTE 5 Self refresh exit and Deep Power Down exit are asynchronous.

NTC Proprietary

Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

- NOTE 6 VREF must be between 0 and VDDQ during Self Refresh and Deep Power Down operation.
- NOTE 7 CAxr refers to command/address bit "x" on the rising edge of clock.
- NOTE 8 CAxf refers to command/address bit "x" on the falling edge of clock.
- NOTE 9 $\overline{\mbox{CS}}$ and CKE are sampled at the rising edge of clock.
- NOTE 10 The least-significant column address C0 is not transmitted on the CA bus, and is implied to be zero.
- NOTE 11 AB "high" during Precharge command indicates that all bank Precharge will occur. In this case, Bank Address is do-not-care.



NTC Proprietary Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM

8Gb: NT6CL128T64DR(4)

CKE Truth Table

Device Current State ³	CKE _{n-1} 1	CKE _n ¹	CS 2	Command n ⁴	Operation n ⁴	Device Next State	Notes
Active	L	L	Х	x	Maintain Active Power Down	Active Power Down	
Power Down	L	Н	Н	NOP	Exit Active Power Down	Active	6,9
Idle	L	L	x	x	Maintain Idle Power Down	Idle Power Down	
Power Down	L	Н	Н	NOP	Exit Idle Power Down	Idle	6,9
Resetting	L	L	х	х	Maintain Resetting Power Down	Resetting Power Down	
Power Down	L	Н	Н	NOP	Exit Resetting Power Down	Idle or Resetting	6,9,12
Deep	L	L	х	х	Maintain Deep Power Down	Deep Power Down	
Power Down	L	Н	Н	NOP	Exit Deep Power Down	Power On	8
Calf Dafaaala	L	L	х	x	Maintain Self Refresh	Self Refresh	
Self Refresh	L	Н	Н	NOP	Exit Self Refresh	Idle	7,10
Bank(s) Active	Н	L	Н	NOP	Enter Active Power Down	Active Power Down	
	Н	L	Н	NOP	Enter Idle Power Down	Idle Power Down	13
All Banks Idle	Н	L	L	Enter Self-Refresh	Enter Self Refresh	Self Refresh	13
	Н	L	L	Enter DPD	Enter Deep Power Down	Deep Power Down	13
Resetting	Н	L	Н	NOP	Enter Resetting Power Down	Resetting Power Down	
Other states	Н	Н			Refer to the Command Truth Table		

Notes:

- 1. "CKE_n" is the logic state of CKE at clock edge n; "CKE_{n-1}" was the logic state of CKE at previous clock edge.
- 2. "CS" is the logic state of CS at the clock rising edge n;
- 3. "Current state" is the state of the LPDDR3 device immediately prior to clock edge n.
- 4. "Command n" is the command registered at clock edge N, and "Operation n" is a result of "Command n".
- 5. All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
- 6. Power Down exit time (tXP) should elapse before a command other than NOP is issued.
- 7. Self-Refresh exit time (tXSR) should elapse before a command other than NOP is issued.
- 8. The Deep Power-Down exit procedure must be followed as discussed in the DPD section of the Functional Description.
- 9. The clock must toggle at least once during the ^tXP period.
- 10. The clock must toggle at least once during the ^tXSR period.
- 11. "X" means "Don't care".
- 12. Upon exiting Resetting Power Down, the device will return to the idle state if tINIT5 has expired.
- 13. In the case of ODT disabled, all DQ output shall be Hi-Z. In the case of ODT enabled, all DQ shall be terminated to VDDQ.



NTC Proprietary

Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

State Truth Tables

The truth tables provide complementary information to the state diagram, they clarify the device behavior and the applied restrictions when considering the actual state of all banks.

Current State Bank n - Command to Bank n

Current State	Command	Operation	Next State	Notes
Any	NOP	Continue previous operation	Current State	
	ACTIVATE	Select and activate row	Active	
	Refresh (Per Bank)	Begin to refresh	Refreshing (Per Bank)	6
	Refresh (All Banks)	Begin to refresh	Refreshing (All Banks)	7
Idle	MRW	Load value to Mode Register	MR Writing	7
	MRR	Read value from Mode Register	Idle / MR Reading	
	Reset	Begin Device Auto-initialization	Resetting	7,8
	Precharge	Deactivate row(s) in bank or banks	Precharging	9,15
	Read	Select column, and start read burst	Reading	
David Aathua	Write	Select column, and start write burst	Writing	
Row Active	MRR	Read value from Mode Register	Active MR Reading	
	Precharge	Deactivate row(s) in bank or banks	Precharging	9
Dan dia a	Read	Select column, and start new read burst	Reading	10,11
Reading	Write	Select column, and start write burst	Writing	10,11,12
NA	Write	Select column, and start new write burst	Writing	10,11
Writing	Read	Select column, and start read burst	Reading	10,11,13
Power On	MRW Reset	Begin Device Auto-initialization	Resetting	7,9
Resetting	MRR	Read value from Mode Register	Resetting MR Reading	

Notes

- 1. The table applies when both CKE_{n-1} and CKE_n are HIGH, and after tXSR or tXP has been met, if the previous state was Power Down.
- 2. All states and sequences not shown are illegal or reserved.
- 3. Current State definitions:

State	Definition
Idle	The bank or banks have been precharged, and tRP has been met.
Active	A row in the bank has been activated, and tRCD has been met. No data bursts or accesses and no register accesses are in progress.
Reading	A READ burst has been initiated with auto precharge disabled, and has not yet terminated.
Writing	A WRITE burst has been initiated with auto precharge disabled, and has not yet terminated.



NTC Proprietary

Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

4. The following states must not be interrupted by any executable command. NOP commands must be applied to each positive clock edge during these states.

State	Starts with	Ends when It's met	Notes
Refreshing (per bank)	Registration of a REFRESH (per bank) command	tRFCpb	After tRFCpb is met, the bank is in the idle state.
Refreshing (all banks)	Registration of a REFRESH (all bank) command	tRFCab	After tRFCab is met, the device is in the all-banks idle state.
Idle MR reading	Registration of the MRR command	tMRR	After tMRR is met, the device is in the all-banks idle state
Resetting MR reading	Registration of the MRR command	tMRR	After tMRR is met, the device is in the all-banks idle state.
Active MR reading	Registration of the MRR command	tMRR	After tMRR is met, the bank is in the active state.
MR writing	Registration of the MRW command	tMRW	After tMRW is met, the device is in the all-banks idle state.
Precharging all	Registration of a PRECHARGE ALL command	tRP	After tRP is met, the device is in the all-banks idle state.

5. The states listed below must not be interrupted by a command issued to the same command. NOP commands or supported commands to the other bank should be issued on any clock edge occurring during these states.

State	Starts with	Ends when It's met	Notes
Precharging	Registration of a PRECHARGE command	tRP	After tRP is met, the bank is in the idle state.
Row Activing	Registration of an ACTIVATE command	tRCD	After tRCD is met, the bank is in the active state.
READ with AP enabled	Registration of a READ command with auto precharge enabled	tRP	After tRP is met, the bank is in the idle state.
WRITE with AP enabled	Registration of a WRITE command with auto precharge enabled	tRP	After tRP is met, the bank is in the idle state.

- 6. Bank-specific; requires that the bank is idle and no bursts are in progress.
- 7. Not bank-specific; requires that all banks are idle and no bursts are in progress.
- 8. Not bank-specific reset command is achieved through Mode Register Write command.
- 9. This command may or may not be bank specific. If all banks are being precharged, the must be in a valid state for precharging.
- 10. A command other than NOP should not be issued to the same bank while a READ or WRITE burst with auto precharge is enabled.
- 11. The new READ or WRITE command could be auto precharge enabled or auto precharge disabled.
- 12. A WRITE command can be issued after the completion of the READ burst.
- 13. A READ command can be issued after completion of the WRITE burst.
- 14. If a PRECHARGE command is issued to a bank in the idle state, tRP still applies.

Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

Current State Bank n - Command to Bank m

Current State of Bank n	Command for Bank m	Operation	Next State for Bank m	Notes
Any	NOP	Continue previous operation	Current State of Bank m	
Idle	Any	Any command supported to Bank m	-	
	Activate	Select and activate row in Bank m	Active	6
5	Read	Select column, and start read burst from Bank m	Reading	7
Row Activating, Active, or	Write	Select column, and start write burst to Bank m	Writing	7
Precharging	Precharge	Deactivate row(s) in bank or banks	Precharging	8
0.0	MRR	Read value from Mode Register	Idle MR Reading or Active MR Reading	9,10,11
	Read	Select column, and start read burst from Bank m	Reading	7
Reading	Write	Select column, and start write burst to Bank m	Writing	7,12
(AP disabled)	Activate	Select and activate row in Bank m	Active	
	Precharge	Deactivate row(s) in bank or banks	Precharging	8
	Read	Select column, and start read burst from Bank m	Reading	7,13
Writing	Write	Select column, and start write burst to Bank m	Writing	7
(AP disabled)	Activate	Select and activate row in Bank m	Active	
	Precharge	Deactivate row(s) in bank or banks	Precharging	8
	Read	Select column, and start read burst from Bank m	Reading	7,14
Reading with	Write	Select column, and start write burst to Bank m	Writing	7,12,14
Auto-Precharge	Activate	Select and activate row in Bank m	Active	
	Precharge	Deactivate row(s) in bank or banks	Precharging	8
	Read	Select column, and start read burst from Bank m	Reading	7,13,14
Writing with	Write	Select column, and start write burst to Bank m	Writing	7,14
Auto-Precharge	Activate	Select and activate row in Bank m	Active	
	Precharge	Deactivate row(s) in bank or banks	Precharging	8
Power On	MRW Reset	Begin Device Auto-initialization	Resetting	15,16
Resetting	MRR	Read value from Mode Register	Resetting MR Reading	

Notes:

- 1. This table applies when:
 - 1a. the previous state was self refresh or power-down
 - 1b. after tXSR or tXP has been met
 - 1c. and both CKEn -1 and CKEn are HIGH
- 2. All states and sequences not shown are illegal or reserved.
- 3. Current state definitions:

State	Condition	And	And
Idle	The bank has been precharged	tRP is met	
Active	A row in the bank has been activated	tRCD is met	No data bursts/accesses and no register accesses are in progress.
Reading	A READ burst has been initiated with auto precharge disabled	The READ has not yet terminated.	
Writing	A WRITE burst has been initiated with auto precharge disabled	The WRITE has not yet terminated.	

4. Refresh, self refresh, and MRW commands can only be issued when all banks are idle.

NTC Proprietary

Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

5. The states listed below must not be interrupted by any executable command. NOP commands must be applied during each clock cycle while in these states:

State	Starts with:	Ends when:	Notes	
Idle MR reading	Registration of the MRR command	<i>t</i> MRR is met	After <i>t</i> MRR is met, the device is in the all-banks idle state.	
Resetting MR reading	Registration of the MRR command	<i>t</i> MRR is met	After <i>t</i> MRR is met, the device is in the all-banks idle state.	
Active MR reading	Registration of the MRR command	<i>t</i> MRR is met	After <i>t</i> MRR is met, the bank is in the active state.	
MR writing	Registration of the MRW command	tMRW is met	After <i>t</i> MRW is met, the device is in the all-banks idle state.	

- 6. tRRD must be met between the ACTIVATE command to bank n and any subsequent ACTIVATE command to bank m.
- 7. READs or WRITEs listed in the command column include READs and WRITEs with or without auto precharge enabled.
- 8. This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for precharging.
- 9. MRR is supported in the row-activating state.
- 10. MRR is supported in the precharging state.
- 11. The next state for bank m depends on the current state of bank m (idle, row-activating, precharging, or active).
- 12. A WRITE command can be issued only after the completion of the READ burst
- 13. A READ command can be issued only after the completion of the WRITE burst.
- 14. A READ with auto precharge enabled or a WRITE with auto precharge enabled can be followed by any valid command to other banks provided that the timing restrictions are met.
- 15. Not bank-specific; requires that all banks are idle and no bursts are in progress.
- 16. RESET command is achieved through MODE REGISTER WRITE command.



NTC Proprietary Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM

4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

DM Operation Truth Table

The DM truth table provides specifications for data masking.

DM Truth Table

Function	DM	DQ	Notes
Write Enable	L	Valid	1
Write Inhibit	Н	х	1


Note: Used to mask write data, provided simultaneously with the corresponding input data.

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)




Commands and Timing

Command Input Setup and Hold



NOTE 1 Setup and hold conditions also apply to the CKE pin. For timing diagrams related to the CKE pin, see "Power-Down"

CKE Input Setup and Hold



NOTE 1 After CKE is registered LOW, CKE signal level shall be maintained below VILCKE for tCKE specification (LOW pulse width).

NOTE 2 After CKE is registered HIGH, CKE signal level shall be maintained above VIHCKE for tCKE specification (HIGH pulse width).



NTC Proprietary


Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

ACTIVE

The ACTIVATE command is issued by holding $\overline{\text{CS}}$ LOW, CA0 LOW, and CA1 HIGH at the rising edge of the clock. The bank addresses BA0 to BA2 are used to select the desired bank. Row addresses are used to determine which row to activate in the selected bank. The ACTIVATE command must be applied before any READ or WRITE operation can be executed. The device can accept a READ or WRITE command at tRCD after the ACTIVATE command is issued. After a bank has been activated it must be precharged before another ACTIVATE command can be applied to the same bank. The bank active and precharge times are defined as tRAS and tRP, respectively. The minimum time interval between successive ACTIVATE commands to the same bank is determined by the RAS cycle time of the device (tRC). The minimum time interval between ACTIVATE commands to different banks is tRRD.

ACTIVATE Command



NOTE 1 A PRECHARGE-all command uses tRPab timing, while a single-bank PRECHARGE command uses tRPpb timing. In this figure, tRP is used to denote either an all-bank PRECHARGE or a single-bank PRECHARGE.



\$

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)


8-Bank Device Operation

Certain restrictions on operation of the 8-bank devices must be observed. There are two rules: One rule restricts the number of sequential ACTIVATE commands that can be issued; the other provides more time for RAS precharge for a PRECHARGE ALL command. The rules are as follows:

The 8-Bank Device Sequential Bank Activation Restriction: No more than 4 banks may be activated (or refreshed, in the case of REFpb) in a rolling tFAW window. The number of clocks in a tFAW period is dependent upon the clock frequency, which may vary. If the clock frequency is not changed over this period, converting to clocks is done by dividing tFAW[ns] by tCK[ns], and rounding up to the next integer value. As an example of the rolling window, if RU(tFAW/tCK) is 10 clocks, and an ACTIVATE command is issued in clock t0, no more than three further ACTIVATE commands can be issued at or between clock t1 and t2. REFpb also counts as bank activation for purposes of t3. If the clock frequency is changed during the t4 period, the rolling t4 window may be calculated in clock cycles by adding up the time spent in each clock period. The t4 requirement is met when the previous t4 clock cycles exceeds the t5 window.

The 8-Bank Device Precharge-All Allowance: tRP for a PRECHRGE ALL command must equal tRPab, which is greater than tRPpb.

tFAW Timing





LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

READ and WRITE Access Modes


After a bank is activated, a READ or WRITE command can be issued with $\overline{\text{CS}}$ LOW, CA0 HIGH, and CA1 LOW at the rising edge of the clock. CA2 must also be defined at this time to determine whether the access cycle is a READ operation (CA2 HIGH) or a WRITE operation (CA2 LOW).

The LPDDR3 SDRAM provides a fast column access operation. A single Read or Write Command will initiate a burst read or write operation on successive clock cycles. Burst interrupts are not allowed.

Burst READ

The burst READ command is initiated with $\overline{\text{CS}}$ LOW, CA0 HIGH, CA1 LOW, and CA2 HIGH at the rising edge of the clock. The command address bus inputs CA5r–CA6r and CA1f–CA9f determine the starting column address for the burst. The read latency (RL) is defined from the rising edge of the clock on which the READ command is issued to the rising edge of the clock from which the tDQSCK delay is measured. The first valid data is available RL × tCK + tDQSCK + tDQSQ after the rising edge of the clock when the READ command is issued. The data strobe output is driven LOW tRPRE before the first valid rising strobe edge. The first bit of the burst is synchronized with the first rising edge of the data strobe. Each subsequent data-out appears on each DQ pin, edge-aligned with the data strobe. The RL is programmed in the mode registers. Pin timings for the data strobe are measured relative to the crosspoint of DQS and its complement, $\overline{\text{DQS}}$.


READ Output Timing




NOTE 1 tDQSCK can span multiple clock periods.

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

Burst READ: RL = 12, BL = 8, tDQSCK > tCK



Burst Read: RL = 12, BL = 8, tDQSCK < tCK






NTC Proprietary

Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

Burst READ Followed by Burst WRITE: RL = 12, WL = 6, BL = 8



The minimum time from the burst READ command to the burst WRITE command is defined by the read latency (RL) and the burst length (BL). Minimum READ-to-WRITE latency is RL + RU(tDQSCK(MAX)/tCK) + BL/2 + 1 - WL clock cycles.




NTC Proprietary

Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

Seamless Burst READ - RL = 6, BL = 8, tCCD = 4



The seamless burst READ operation is supported by enabling a READ command at every fourth clock cycle for BL = 8 operation. This operation is supported as long as the banks are activated, whether the accesses read the same or different banks.

tDQSCK Delta Timing

In order to allow for the system to track variations in tDQSCK output across multiple clock cycles, three parameters, tDQSCKDS (delta short), tDQSCKDM (delta medium), and tDQSCKDL (delta long) are provided. Each of these parameters defines the change in tDQSCK over a short, medium, or long rolling window, respectively. The definitions for each tDQSCK-delta parameter show up on the next page.




Level: Property



LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)


tDQSCKDL Timing



NOTE 1 tDQSCKDL = (tDQSCKn - tDQSCKm).

tDQSCKDL,MAX is defined as the maximum of ABS (tDQSCKn - tDQSCKm) for any (tDQSCKn, tDQSCKm) pair within any NOTE 2 32ms rolling window.


tDQSCKDM Timing



NOTE 1 tDQSCKDM = (tDQSCKn - tDQSCKm).

NOTE 2 tDQSCKDM, MAX is defined as the maximum of ABS (tDQSCKn - tDQSCKm) for any (tDQSCKn, tDQSCKm) pair within any 1.6µs rolling window.

tDQSCKDS Timing



NOTE 1 tDQSCKDS = (tDQSCKn - tDQSCKm).

NOTE 2 tDQSCKDS,MAX is defined as the maximum of ABS (tDQSCKn - tDQSCKm) for any (tDQSCKn, tDQSCKm) pair for READs within a consecutive burst, within any 160ns rolling window.



Pro

NTC Proprietary


Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

Burst WRITE

The burst WRITE command is initiated with \overline{CS} LOW, CA0 HIGH, CA1 LOW, and CA2 LOW at the rising edge of the clock. The command address bus inputs, CA5r–CA6r and CA1f–CA9f, determine the starting column address for the burst. Write latency (WL) is defined from the rising edge of the clock on which the WRITE command is issued to the rising edge of the clock from which the *t*DQSS delay is measured. The first valid data must be driven WL × *t*CK + *t*DQSS from the rising edge of the clock from which the WRITE command is issued. The data strobe signal (DQS) must be driven LOW *t*WPRE prior to data input. The burst cycle data bits must be applied to the DQ pins *t*DS prior to the associated edge of the DQS and held valid until *t*DH after that edge. Burst data is sampled on successive edges of the DQS until the burst is completed. After a burst WRITE operation, *t*WR must be satisfied before a PRECHARGE command to the same bank can be issued. Pin input timings are measured relative to the crosspoint of DQS and its complement, \overline{DQS} .

Data Input (WRITE) Timing






Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)


Burst WRITE



tWPRE Calculation

The method for calculating tWPRE is shown in the following figure:

Method for Calculating twpre Transitions and Endpoints







tWPST Calculation


The method for calculating tWPST is shown in the follwing figure:

Method for Calculating twpst Transitions and Endpoints





Burst WRITE Followed by Burst READ



NOTE 1 The minimum number of clock cycles from the burst WRITE command to the burst READ command for any bank is [WL + 1 + BL/2 + RU(tWTR/tCK)].


NOTE 2 tWTR starts at the rising edge of the clock after the last valid input data.



LPDDR3 4Gb/8Gb(DDP) SDRAM

4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

Seamless Burst WRITE: WL = 4, BL = 8, tCCD = 4




NOTE 1 The seamless burst WRITE operation is supported by enabling a write command every four clocks for BL = 8 operation. This operation is supported for any activated bank.




Write Data Mask

On LPDDR3 devices, one write data mask (DM) pin for each data byte (DQ) is supported, consistent with the implementation on LPDDR2 SDRAM. Each DM can mask its respective DQ for any given cycle of the burst. Data mask timings match data bit timing, but are inputs only. Internal data-mask loading is identical to data-bit loading to ensure matched system timing.

Data Mask Timing



WRITE Data Mask, Second Data Bit Masked



NOTE 1 For the data mask function, BL = 8 is shown; the second data bit is masked.





LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

PRECHARGE Operation

The PRECHARGE command is used to precharge or close a bank that has been activated. The PRECHARGE command is initiated with $\overline{\text{CS}}$ LOW, CA0 HIGH, CA1 HIGH, CA2 LOW, and CA3 HIGH at the rising edge of the clock. The PRECHARGE command can be used to precharge each bank independently or all banks simultaneously. The AB flag and the bank address bits BA0, BA1, and BA2 are used to determine which bank(s) to precharge.

The precharged bank(s) will be available for subsequent row access tRPab after an allbank PRECHARGE command is issued, or tRPpb after a single-bank PRECHARGE command is issued.

To ensure that LPDDR3 devices can meet the instantaneous current demand required to operate, the row-precharge time for an all-bank PRECHARGE (fRPab) will be longer than the row PRECHARGE time for a single-bank PRECHARGE (tRPpb).

Bank Selection for PRECHARGE by Address Bits

AB (CA4r)	BA2 (CA9r)	BA1 (CA8r)	BA0 (CA7r)	Precharged Bank(s) 8-bank device
0	0	0	0	Bank 0 only
0	0	0	1	Bank 1 only
0	0	1	0	Bank 2 only
0	0	1	1	Bank 3 only
0	1	0	0	Bank 4 only
0	1	0	1	Bank 5 only
0	1	1	0	Bank 6 only
0	1	1	1	Bank 7 only
1	Don't care	Don't care	Don't care	All Banks






LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

Burst READ Operation Followed by PRECHARGE

For the earliest possible precharge, the PRECHARGE command can be issued BL/2 clock cycles after a READ command. A new bank ACTIVATE command can be issued to the same bank after the row PRECHARGE time (tRP) has elapsed. A PRECHARGE command cannot be issued until after tRAS is satisfied. For LPDDR3 devices, the minimum READ-to-PRECHARGE time (tRTP) must also satisfy a minimum analog time from the rising clock edge that initiates the last 8-bit prefetch of a READ command. tRTP begins BL/2 - 4 clock cycles after the READ command.

Burst READ Followed by PRECHARGE: BL = 8, RU(tRTP(MIN)/tCK) = 2





NTC Proprietary

Level: Property


LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

Burst WRITE Followed by PRECHARGE

For WRITE cycles, a WRITE recovery time (fWR) must be provided before a PRECHARGE command can be issued. This delay is referenced from the last valid burst input data to the completion of the burst WRITE. PRECHARGE command must not be issued prior to the fWR delay.

LPDDR3 devices write data to the array in prefetch multiples (prefetch = 8). An internal WRITE operation can only begin after a prefetch group has been completely latched, so *t*WR starts at prefetch boundaries. The minimum WRITE-to-PRECHARGE time for commands to the same bank is WL + BL/2 + 1 + RU(*t*WR/*t*CK) clock cycles.

Burst WRITE Followed by PRECHARGE: BL = 8





NTC Proprietary Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

Auto PRECHARGE Operation

Before a new row can be opened in an active bank, the active bank must be precharged using either the PRECHARGE command or the auto precharge function. When a READ or a WRITE command is issued to the device, the AP bit (CA0f) can be set to enable the active bank to automatically begin precharge at the earliest possible moment during the burst READ or WRITE cycle.

If AP is LOW when the READ or WRITE command is issued, then normal READ or WRITE burst operation is executed and the bank remains active at the completion of the burst.

If AP is HIGH when the READ or WRITE command is issued, the auto precharge function is engaged. This feature enables the PRECHARGE operation to be partially or completely hidden during burst READ cycles (dependent upon READ or WRITE latency) thus improving system performance for random data access.



Level: Property



LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)


Burst READ with Auto PRECHARGE

If AP (CA0f) is HIGH when a READ command is issued, the READ with auto-precharge function is engaged. LPDDR3 devices start an auto-precharge operation on the rising edge of the clock BL/2 or BL/2 - 2 + RU(tRTP/tCK) clock cycles later than the READ with auto precharge command, whichever is greater.

Following an auto-precharge operation, an ACTIVATE command can be issued to the same bank if the following two conditions are satisfied simultaneously:

- The RAS precharge time (tRP) has been satisfied from the clock at which the auto-precharge begins.
- The RAS cycle time (tRC) from the previous bank activation has been satisfied.

Burst READ with Auto Precharge: BL = 8, RU(tRTP(MIN)/tCK) = 4





Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)


Burst WRITE with Auto Precharge

If AP (CA0f) is HIGH when a WRITE command is issued, the WRITE with auto precharge function is engaged. The device starts an auto precharge on the rising edge two cycles after the completion of the burst WRITE.

Following a WRITE with auto precharge, an ACTIVATE command can be issued to the same bank if the following two conditions are met:

- The RAS precharge time (tRP) has been satisfied from the clock at which the autoprecharge begins.
- The RAS cycle time (tRC) from the previous bank activation has been satisfied.

Burst WRITE with Auto Precharge: BL = 8







NTC Proprietary

Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)



PRECHARGE and Auto Precharge Clarification

From Command	To Command	Minimum Delay between "From Command" to "To Command"	Unit	Notes
Read	Precharge (to same Bank as Read)	BL/2 + max(4, RU(tRTP/tCK)) - 4	tCK	1
Neau	Precharge All	BL/2 + max(4, RU(tRTP/tCK)) - 4	tCK	1
	Precharge (to same Bank as Read w/AP)	BL/2 + max(4, RU(tRTP/tCK)) - 4	tCK	1,2
	Precharge All	BL/2 + max(4, RU(tRTP/tCK)) - 4	tCK	1
	Activate (to same Bank as Read w/AP)	BL/2 + max(4, RU(tRTP/tCK)) - 4 + RU(tRPpb/tCK)	tCK	1
Read w/AP	Write or Write w/AP (same bank)	illegal	tCK	3
	Write or Write w/AP (different bank)	RL + BL/2 + RU(tDQSCKmax/tCK) - WL + 1	tCK	3
	Read or Read w/AP (same bank)	illegal	tCK	3
	Read or Read w/AP (different bank)	BL/2	tCK	3
Write	Precharge (to same Bank as Write)	WL + BL/2 + RU(tWR/tCK) + 1	tCK	1
write	Precharge All	WL + BL/2 + RU(tWR/tCK) + 1	tCK	1
	Precharge (to same Bank as Write w/AP)	WL + BL/2 + RU(tWR/tCK) + 1	tCK	1,2
	Precharge All	WL + BL/2 + RU(tWR/tCK) + 1	tCK	1
	Activate (to same Bank as Write w/AP)	WL + BL/2 + RU(tWR/tCK) + 1 + RU(tRPpb/tCK)	tCK	1
Write w/AP	Write or Write w/AP (same bank)	illegal	tCK	3
	Write or Write w/AP (different bank)	BL/2	tCK	3
	Read or Read w/AP (same bank)	illegal	tCK	3
	Read or Read w/AP (different bank)	WL + BL/2 + RU(tWTR/tCK) + 1	tCK	3
Dua ala aus -	Precharge (to same Bank as Precharge)	1	tCK	1
Precharge	Precharge All	1	tCK	1
Precharge	Precharge	1	tCK	1
All	Precharge All	1	tCK	1

Notes:

- 1. For a given bank, the precharge period should be counted from the latest precharge command, either one bank precharge or precharge all, issued to that bank. The precharge period is satisfied after ^tRP depending on the latest precharge command issued to that bank.
- 2. Any command issued during the minimum delay time as specified above table is illegal.
- 3. After Read with AP, seamless read operations to different banks are supported. After Write with AP, seamless write operations to different banks are supported. Read w/AP and Write a/AP may not be interrupted or truncated.



NTC Proprietary

Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

REFRESH Command

The REFRESH command is initiated with $\overline{\text{CS}}$ LOW, CA0 LOW, CA1 LOW, and CA2 HIGH at the rising edge of the clock. Per-bank REFRESH is initiated with CA3 LOW at the rising edge of the clock. All-bank REFRESH is initiated with CA3 HIGH at the rising edge of the clock.

A per-bank REFRESH command (REFpb) performs a per-bank REFRESH operation to the bank scheduled by the bank counter in the memory device. The bank sequence for per-bank REFRESH is fixed to be a sequential round-robin: 0-1-2-3-4-5-6-7-0-1-.... The bank count is synchronized between the controller and the SDRAM by resetting the bank count to zero. Synchronization can occur upon issuing a RESET command or at every exit from self refresh. Bank addressing for the per-bank REFRESH count is the same as established for the single-bank PRECHARGE command. A bank must be idle before it can be refreshed. The controller must track the bank being refreshed by the per-bank REFRESH command.

The REFpb command must not be issued to the device until the following conditions are met:

- tRFCab has been satisfied after the prior REFab command
- tRFCpb has been satisfied after the prior REFpb command
- tRP has been satisfied after the prior PRECHARGE command to that bank
- tRRD has been satisfied after the prior ACTIVATE command (if applicable, for example after activating a row in a different bank than the one affected by the REFpb command).

The target bank is inaccessible during per-bank REFRESH cycle time (tRFCpb), however, other banks within the device are accessible and can be addressed during the cycle. During the REFpb operation, any of the banks other than the one being refreshed can be maintained in an active state or accessed by a READ or a WRITE command. When the per-bank REFRESH cycle has completed, the affected bank will be in the idle state.

After issuing REFpb, these conditions must be met:

- tRFCpb must be satisfied before issuing a REFab command
- tRFCpb must be satisfied before issuing an ACTIVATE command to the same bank
- tRRD must be satisfied before issuing an ACTIVATE command to a different bank
- tRFCpb must be satisfied before issuing another REFpb command.

An all-bank REFRESH command (REFab) issues a REFRESH command to all banks. All banks must be idle when REFab is issued (for instance, by issuing a PRECHARGE-all command prior to issuing an all-bank REFRESH command). REFab also synchronizes the bank count between the controller and the SDRAM to zero. The REFab command must not be issued to the device until the following conditions have been met:

- tRFCab has been satisfied following the prior REFab command
- tRFCpb has been satisfied following the prior REFpb command
- tRP has been satisfied following the prior PRECHARGE commands.

When an all-bank refresh cycle has completed, all banks will be idle. After issuing REFab:

- tRFCab latency must be satisfied before issuing an ACTIVATE command
- tRFCab latency must be satisfied before issuing a REFab or REFpb command.

REFRESH Command Scheduling Separation Requirements


Symbol	minimum delay from	to	Notes			
		REFab				
tRFCab	REFab	Activate cmd to any bank				
		REFpb				
		REFab				
tRFCpb	REFpb	Activate cmd to same bank as REFpb				
		REFpb				
	REFpb	Activate				
tRRD	ACTIVATE	REFpb affecting an idle bank (different bank than Activate)				
	ACTIVATE	Activate cmd to different bank than prior Activate				

NOTE 1 A bank must be in the idle state before it is refreshed, so following an ACTIVATE command REFab is prohibited; REFpb is supported only if it affects a bank that is in the idle state.

In general, an all bank refresh command needs to be issued to the LPDDR3 SDRAM regularly every tREFI interval. To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided for postponing and pulling-in refresh command. A maximum of 8 Refresh commands can be postponed during operation of the LPDDR3 SDRAM, meaning that at no point in time more than a total of 8 Refresh commands are allowed to be postponed. In case that 8 Refresh commands are postponed in a row, the resulting maximum interval between the surrounding Refresh commands is limited to 9 x tREFI. A maximum of 8 additional Refresh commands can be issued in advance ("pulled in"), with each one reducing the number of regular Refresh commands required later by one. Note that pulling in more than 8, depending on Refresh mode, Refresh commands in advance does not further reduce the number of regular Refresh commands required later, so that the resulting maximum interval between two surrounding Refresh commands is limited to 9 x tREFI. At any given time, a maximum of 16 REF commands can be issued within 2 x tREFI

And for per bank refresh, a maximum 8 x 8 per bank refresh commands can be postponed or pulled in for scheduling efficiency. At any given time, a maximum of 2 x 8 x 8 per bank refresh commands can be issued within 2 x tREFI.

Refresh Command Timing




NOTE 1 Only NOP commands allowed after Refresh command registered untill tRFC(min) expires.

NOTE 2 Time interval between two Refresh commands may be extended to a maximum of 9 X tREFI.


Level: Property



Postponing Refresh Commands



Pulling-in Refresh Commands





LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

REFRESH Requirements

1. Minimum number of REFRESH commands

LPDDR3 requires a minimum number, R, of REFRESH (REFab) commands within any rolling refresh window (tREFW) = 32 ms @ MR4[2:0] = 011 or TC ≤ 85°C). For actual values per density, and the resulting average refresh interval (tREFI). For tREFW and tREFI refresh multipliers at different MR4 settings.


When using per-bank REFRESH, a REFab command can be replaced by a full cycle of eight REFpb commands.

2. REFRESH Requirements and SELF REFRESH


Self refresh mode may be entered with a maximum of eight refresh commands being postponed. After exiting selfrefresh mode with one or more refresh commands postponed, additional refresh commands may be postponed to the extent that the total number of postponed refresh commands (before and after the self refresh) will never exceed eight. During self-refresh mode, the number of postponed or pulled-in REF commands does not change.

"The use of self refresh mode introduces the possibility that an internally timed refresh event can be missed when CKE is raised for exit from self refresh mode. Upon exit from self refresh, the LPDDR3 SDRAM requires a minimum of one extra refresh command before it is put back into self refresh mode."

All-Bank REFRESH Operation



Per-Bank REFRESH Operation



NOTE 1 In the beginning of this example, the REFpb bank is pointing to bank 0.

NOTE 2 Operations to banks other than the bank being refreshed are supported during the tRFCpb period.



NTC Proprietary

Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

SELF REFRESH Operation

The SELF REFRESH command can be used to retain data in the array, even if the rest of the system is powered down. When in the self refresh mode, the device retains data without external clocking. The device has a built-in timer to accommodate SELF REFRESH operation. The SELF REFRESH command is executed by taking CKE LOW, \overline{CS} LOW, CA0 LOW, CA1 LOW, and CA2 HIGH at the rising edge of the clock. CKE must be HIGH during the clock cycle preceding a SELF REFRESH command. To ensure that there is enough time to account for internal delay on the CKE signal path, two NOP commands are reuired after CKE is driven LOW, this timing period is defined as *t*CPDED. CKE LOW will result in deactivation of input receivers after *t*CPDED has expired. After the power-down command is registered, CKE must be held LOW to keep the device in self refresh mode.

LPDDR3 devices can operate in self refresh mode in both the standard and elevated temperature ranges. These devices also manage self refresh power consumption when the operating temperature changes, resulting in the lowest possible power consumption across the operating temperature range.

Once the SDRAM has entered Self Refresh mode, all of the external signals except CKE, are "don't care". For proper self refresh operation, power supply pins (VDD1, VDD2, and VDDCA) must be at valid levels. VDDQ may be turned off during Self-Refresh. Prior to exiting Self-Refresh, VDDQ must be within specified limits. VrefDQ and VrefCA may be at any level within minimum and maximum levels (see Absolute Maximum DC Ratings). However prior to exiting Self-Refresh, VrefDQ and VrefCA must be within specified limits (see Recommended DC Operating Conditions). The SDRAM initiates a minimum of one all-bank refresh command internally within tCKESR period once it enters Self Refresh mode. The clock is internally disabled during Self Refresh Operation to save power. The minimum time that the SDRAM must remain in Self Refresh mode is tCKESR,min. The user may change the external clock frequency or halt the external clock tCPDED after Self Refresh entry is registered; however, the clock must be restarted and stable before the device can exit Self Refresh operation.

The procedure for exiting Self Refresh requires a sequence of commands. First, the clock shall be stable and within specified limits for a minimum of 2 tCK prior to the positive clock edge that registers CKE HIGH. Once Self Refresh Exit is registered, a delay of at least tXSR must be satisfied before a valid command can be issued to the device to allow for any internal refresh in progress. CKE must remain HIGH for the entire Self Refresh exit period tXSR for proper operation.

NOP commands must be registered on each positive clock edge during the Self Refresh exit interval tXSR. For the description of ODT operation and specifications during self-refresh entry and exit, see section On-Die Termination.

The use of Self Refresh mode introduces the possibility that an internally timed refresh event can be missed when CKE is raised for exit from Self Refresh mode. Upon exit from Self Refresh, it is required that at least one REFRESH command (8 per-bank or 1 all-bank) is issued before entry into a subsequent Self Refresh.




NTC Proprietary Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM

4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

Self Refresh Operation



- NOTE 1 Input clock frequency can be changed or stopped during self refresh, provided that upon exiting self-refresh, a minimum of 2 cycles of stable clocks are provided, and the clock frequency is between the minimum and maximum frequencies for the particular speed grade.
- NOTE 2 The device must be in the all-banks-idle state prior to entering self refresh mode.
- NOTE 3 tXSR begins at the rising edge of the clock after CKE is driven HIGH.
- NOTE 4 A valid command can be issued only after tXSR is satisfied. NOPs must be issued during tXSR.





LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM

8Gb: NT6CL128T64DR(4)

Partial-Array Self Refresh: Bank Masking

LPDDR3 SDRAMs are comprised of 8 banks. Each bank can be configured independently whether a self refresh operation is taking place. One 8-bit mode register (accessible via the MRW command) is assigned to program the bankmasking status of each bank up to 8 banks.

The mask bit to the bank enables or disables a refresh operation of the entire memory space within the bank. If a bank is masked using the bank mask register, a REFRESH operation to the entire bank is blocked and bank data retention is not guaranteed in self refresh mode. To enable a REFRESH operation to a bank, the corresponding bank mask bit must be programmed as "unmasked." When a bank mask bit is unmasked, the array space being refreshed within that bank is determined by the programmed status of the segment mask bits. bits, which is decribed in the following pages.

Partial-Array Self Refresh: Segment Masking

Programming segment mask bits is similar to programming bank mask bits. Eight segments are used for masking. A mode register is used for programming segment mask bits up to 8 bits.

When the mask bit to an address range (represented as a segment) is programmed as "masked," a REFRESH operation to that segment is blocked. Conversely, when a segment mask bit to an address range is unmasked, refresh to that segment is enabled.

A segment-masking scheme can be used in place of or in combination with a bankmasking scheme. Each segment-mask bit setting is applied across all banks. Programming of bits in the reserved registers has no effect on the device operation.

	Segment Mask (MR17)	Bank 0	Bank 1	Bank 2	Bank 3	Bank 4	Bank 5	Bank 6	Bank 7
Bank Mask (MR16)		0	1	0	0	0	0	0	1
Segment 0	0		М						М
Segment 1	0		M						М
Segment 2	1	М	М	М	М	М	М	М	М
Segment 3	0		M						М
Segment 4	0		M						М
Segment 5	0		M						М
Segment 6	0		M						М
Segment 7	1	M	М	М	М	M	М	M	М

NOTE 1 This table illustrates an example of an 8-bank LPDDR3 device, when a refresh operation to bank 1 and bank 7, as well as segment 2 and segment 7 are masked.






LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

MODE REGISTER READ (MRR)

The MRR command is used to read configuration and status data from SDRAM mode registers. The MRR command is initiated with $\overline{\text{CS}}$ LOW, CA0 LOW, CA1 LOW, CA2 LOW, and CA3 HIGH at the rising edge of the clock. The mode register is selected by CA1f–CA0f and CA9r–CA4r. The mode register contents are available on the first data beat of DQ[7:0] after RL × tCK + tDQSCK + tDQSQ following the rising edge of the clock where MRR is issued. Subsequent data beats contain valid but undefined content, except in the case of the DQ calibration function, where subsequent data beats contain valid content as described. All DQS are toggled for the duration of the mode register READ burst.

The MRR command has a burst length of eight. MRR operation (consisting of the MRR command and the corresponding data traffic) must not be interrupted. The MRR command period is defined as *t*MRR.




- NOTE 1 MRRs to DQ calibration registers MR32 and MR40 are described in "DQ Calibration".
- NOTE 2 Only the NOP command is supported during tMRR.
- NOTE 3 Mode register data is valid only on DQ[7:0] on the first beat. Subsequent beats contain valid but undefined data. DQ[MAX:8] contain valid but undefined data for the duration of the MRR burst.
- NOTE 4 Minimum Mode Register Read to write latency is RL + RU(tDQSCKmax/tCK) + 8/2 + 1 WL clock cycles.
- NOTE 5 Minimum Mode Register Read to Mode Register Write latency is RL + RU(tDQSCKmax/tCK) + 8/2 + 1clock cycles.
- NOTE 6 In this example, RL = 8 for illustration purposes only. After a prior READ command, the MRR command must not be issued earlier than BL/2 clock cycles, or WL + 1 + BL/2 + RU(tWTR/tCK) clock cycles after a prior WRITE command, as READ bursts and WRITE bursts must not be truncated by MRR.





READ to MRR Timing




NOTE 1 The minimum number of clock cycles from the burst READ command to the MRR command is BL/2.

NOTE 2 Only the NOP command is supported during tMRR.

After a prior READ command, the MRR command must not be issued earlier than BL/2 clock cycles, or WL + 1 + BL/2 + RU(tWTR/tCK) clock cycles after a prior WRITE command, as READ bursts and WRITE bursts must not be truncated by MRR.

Burst WRITE Followed by MRR



NOTE 1 The minimum number of clock cycles from the burst WRITE command to the MRR command is [WL + 1 + BL/2 + RU(tWTR/tCK)].

NOTE 2 Only the NOP command is supported during tMRR.




LPDDR3 4Gb/8Gb(DDP) SDRAM

4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

MRR Following Idle Power-Down State

Following the idle power-down state, an additional time, tMRRI, is required prior to issuing the mode register read (MRR) command. This additional time (equivalent to tRCD) is required in order to be able to maximize power-down current savings by allowing more power-up time fo rthe MRR data path after exit from the idle power-down state.



NOTE 1 Any valid command except MRR.



LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM

8Gb: NT6CL128T64DR(4)

Temperature Sensor

LPDDR3 devices feature a temperature sensor whose status can be read from MR4. This sensor can be used to determine an appropriate refresh rate, determine whether AC timing derating is required in the elevated temperature range, and/or monitor the operating temperature. Either the temperature sensor or the device operating temperature can be used to determine if operating temperature requirements are being met.

Temperature sensor data can be read from MR4 using the Mode Register Read protocol. Upon exiting self-refresh or power-down, the device temperature status bits will be no older than tTSI.

When using the temperature sensor, the actual device case temperature may be higher than the operating temperature specification that applies for the standard or extended temperature ranges. For example, TCASE could be above 85°C when MR4[2:0] equals 011B. LPDDR3 devices shall allow for 2°C temperature margin between the point at which the device updates the MR4 value and the point at which the controller re-configures the system accordingly. In the case of tight thermal coupling of the memory device to external hot spots, the maximum device temperature might be higher than what is indicated by MR4.

To assure proper operation using the temperature sensor, applications should consider the following specifications.

Parameter	Symbol	Edge	Value	Unit	Notes
System Temperature Gradient	TempGradient	Max	System Dependent	°C/s	Maximum temperature gradient experienced by the memory device at the temperature of interest over a range of 2°C.
MR4 Read Interval	ReadInterval	Max	System Dependent	ms	Time period between MR4 READs from the system.
Temperature Sensor Interval	tTSI	Max	32	ms	Maximum delay between internal updates of MR4.
System Response Delay	SysRespDelay	Max	System Dependent	ms	Maximum response time from an MR4 READ to the system response.
Device Temperature Margin	TempMargin	Max	2	°C	Margin above maximum temperature to support controller response.

These devices accommodate the temperature margin between the point at which the device temperature enters the elevated temperature range and point at which the controller re-configures the system accordingly. To determine the required MR4 polling frequency, the system must use the maximum TempGradient and the maximum response time of the system using the following equation:

 $TempGradient \times (ReadInterval + tTSI + SysRespDelay) \leq 2^{\circ}C$

For example, if TempGradient is 10°C/s and the SysRespDelay is 1ms:

10°C/s x (ReadInterval + 32ms + 1ms) <= 2°C

In this case, ReadInterval must not exceed 167ms.




Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)



Temperature Sensor Timing






8Gb: NT6CL128T64DR(4)

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM



DQ Calibration

LPDDR3 devices feature a DQ calibration function that outputs one of two predefined system-timing calibration patterns. An MRR operation to MR32 (pattern A) or an MRR operation to MR40 (pattern B) will return the specified pattern on DQ0 and DQ8; and on DQ0, DQ8, DQ16, and DQ24 for x32 devices. For x16 devices, DQ[7:1] and DQ[15:9] drive the same information as DQ0 during the MRR burst. For x32 devices, DQ[7:1], DQ[15:9], DQ[23:17], and DQ[31:25] drive the same information as DQ0 during the MRR burst. MRR DQ calibration commands can occur only from the idle state.




Data Calibration Pattern Description

Pattern	MR#	Bit Time 0	Bit Time 1	Bit Time 2	Bit Time 3	Bit Time 4	Bit Time 5	Bit Time 6	Bit Time 7
Pattern A	MR32	1	0	1	0	1	0	1	0
Pattern B	MR40	0	0	1	1	0	0	1	1

Mode Register Write (MRW) Command

The Mode Register Write (MRW) command is used to write configuration data to mode registers. The MRW command is initiated with $\overline{\text{CS}}$ LOW, CA0 LOW, CA1 LOW, CA2 LOW, and CA3 LOW at the rising edge of the clock. The mode register is selected by CA1f-CA0f, CA9r-CA4r. The data to be written to the mode register is contained in CA9f-CA2f. The MRW command period is defined by tMRW. Mode register WRITEs to read-only registers have no impact on the functionality of the device.

MODE REGISTER WRITE Timing



NOTE 1 At time Ty, the device is in the idle state.

NOTE 2 Only the NOP command is supported during tMRW.

MRW

MRW can only be issued when all banks are in the idle precharge state. One method of ensuring that the banks are in this state is to issue a PRECHARGE-ALL command.

Truth Table for MRR and MRW

Current State	Command	Intermediate State	Next State
	MRR	Mode Register Reading (All Banks idle)	All Banks idle
All Banks idle	MRW	Mode Register Writing (All Banks idle)	All Banks idle
	MRW (Reset)	Restting (Device Auto-Init)	All Banks idle
	MRR	Mode Register Reading (Bank(s) idle)	Bank(s) Active
Bank(s) Active	MRW	Not Allowed	Not Allowed
	MRW (Reset)	Not Allowed	Not Allowed



8

NTC Proprietary


Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

Mode Register Write Reset (MRW Reset)

The MRW RESET command brings the device to the device auto-initialization (resetting) state in the power-on initialization sequence (see "Voltage Ramp and Device Initialization"). The MRW RESET command can be issued from the idle state. This command resets all mode registers to their default values. After MRW RESET, boot timings must be observed until the device initialization sequence is complete and the device is in the idle state. Array data is undefined after the MRW RESET command.

If the initialization is to be performed at-speed (greater than the recommended boot clock frequency), then CA Training may be necessary to ensure setup and hold timings. Since the MRW RESET command is required prior to CA Training, an alternate MRW RESET command with an op-code of 0xFCh should be used. This encoding ensures that no transitions occur on the CA bus. Prior to CA Training, it is recommended to hold the CA bus stable for one cycle prior to, and one cycle after, the issuance of the MRW RESET command to ensure setup and hold timings on the CA bus.



NOTE 1 Optional MRW RESET command and optional \overline{CS} assertion are allowed, When optional MRW RESET command is used, tINIT4 starts at Td'.



NTC Proprietary

Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

MRW ZQ Calibration Command

The MRW command is used to initiate the ZQ calibration command. This command is used to calibrate the output driver impedance across process, temperature, and voltage. LPDDR3 devices support ZQ calibration.

There are four ZQ calibration commands and related timings: tZQINIT, tZQRESET, tZQCL, and tZQCS. tZQINIT is for initialization calibration; tZQRESET is for resetting ZQ to the default output impedance; tZQCL is for long calibration(s); and tZQCS is for short calibration(s). See calibration command-code definitions.

The initialization ZQ calibration (ZQINIT) must be performed for LPDDR3. ZQINIT provides an output impedance accuracy of ±15 percent. After initialization, the ZQ calibration long (ZQCL) can be used to recalibrate the system to an output impedance accuracy of ±15 percent. A ZQ calibration short (ZQCS) can be used periodically to compensate for temperature and voltage drift in the system.

The ZQ reset command (ZQRESET) resets the output impedance calibration to a default accuracy of ±30% across process, voltage, and temperature. This command is used to ensure output impedance accuracy to ±30% when ZQCS and ZQCL commands are not used.

One ZQCS command can effectively correct at least 1.5% (ZQ correction) of output impedance errors within tZQCS for all speed bins, assuming the maximum sensitivities specified are met. The appropriate interval between ZQCS commands can be determined from using these tables and system-specific parameters.

LPDDR3 devices are subject to temperature drift rate (TdriftrateE) and voltage drift rate (Vdriftrate) in various applications. To accommodate drift rates and calculate the necessary interval between ZQCS commands, apply the following formula:


Where $T_{sens} = MAX$ (d R_{OND}) and $V_{sens} = MAX$ (d R_{OND}) define temperature and voltage sensitivities. For example, if $T_{sens} = 0.75\%$ /°C, $V_{sens} = 0.20\%$ /mV, $T_{driftrate} = 1^{\circ}$ C/sec, and $V_{driftrate} = 15$ mV/sec, then the interval between ZQCS commands is calculated as:

$$\frac{1.5}{(0.75 \times 1) + (0.20 \times 15)} = 0.4s$$

A ZQ calibration command can only be issued when the device is in the idle state with all banks precharged. ODT shall be disabled via the mode register or the ODT pin prior to issuing a ZQ calibration command. No other activities can be performed on the data bus and the data bus shall be un-terminated during calibration periods (tZQINIT, tZQCL, or tZQCS). The quiet time on the data bus helps to accurately calibrate output impedance. There is no required quiet time after the ZQ RESET command. If multiple devices share a single ZQ resistor, only one device can be calibrating at any given time. After calibration is complete, the ZQ ball circuitry is disabled to reduce power consumption. In systems sharing a ZQ resistor between devices, the controller must prevent tZQINIT, tZQCS, and tZQCL overlap between the devices. ZQ RESET overlap is acceptable.



ZQ Timings



- NOTE 1 Only the NOP command is supported during ZQ calibration.
- NOTE 2 CKE must be registered HIGH continuously during the calibration period.
- NOTE 3 All devices connected to the DQ bus should be High-Z during the calibration process.

ZQ External Resistor Value, Tolerance, and Capacitive Loading

To use the ZQ calibration function, a $R_{ZQ} \pm 1\%$ tolerance external resistor must be connected between the ZQ pin and ground. A single resistor can be used for each device or one resistor can be shared between multiple devices if the ZQ calibration timings for each device do not overlap. The total capacitive loading on the ZQ pin must be limited.





LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)


MRW - CA Training Mode

Because CA inputs operate as double data rate, it may be difficult for memory controller to satisfy CA input setup/hold timings at higher frequency. A CA Training mechanism is provided.

CA Training Sequence

- 1. CA Training mode entry: Mode Register Write to MR41
- 2. CA Training session: Calibrate CA0, CA1, CA2, CA3, CA5, CA6, CA7 and CA8
- 3. CA to DQ mapping change: Mode Register Write to MR48
- 4. Additional CA Training session: Calibrate remaining CA pins (CA4 and CA9)
- 5. CA Training mode exit: Mode Register Write to MR42

CA Training Timing



- NOTE 1 Unused DQ must be valid HIGH or LOW during data output period. Unused DQ may transition at the same time as the active DQ. DQS must remain static and not transition.
- NOTE 2 CA to DQ mapping change via MR 48 omitted here for clarity of the timing diagram. Both MR41 and MR48 training sequences must be completed before exiting the training mode (MR42). To enable a CA to DQ mapping change, CKE must be driven HIGH prior to issuance of the MRW 48 command. For details, please refer to CA Training Sequence section.
- NOTE 3 Because data out control is asynchronous and will be an analog delay from when all the CA data is available, tADR and tMRZ are defined from CK falling edge.
- NOTE 4 It is recommended to hold the CA bus stable for one cycle prior to and one cycle after the issuance of the MRW CA Training Entry Command to ensure setup and hold timings on the CA bus.
- NOTE 5 Clock phase may be adjusted in CA training mode while $\overline{\text{CS}}$ is high and CKE is low resulting in an irregular clock with shorter/longer periods and pulse widths.
- NOTE 6 Optional MRW 41, 48, 42 command and CA calibration command are allowed. To complement these optional commands, optional CS assertions are also allowed. All timing must comprehend these optional CS assertions:
 - a) tADR starts at the falling clock edge after the last registered $\overline{\text{CS}}$ assertion.
 - b) tCACD, tCACKEL, tCAMRD start with the rising clock edge of the last $\overline{\text{CS}}$ assertion.
 - c) tCAENT, tCAEXT need to be met by the first $\overline{\text{CS}}$ assertion.
 - d) tMRZ will be met after the falling clock edge following the first CS assertion with exit (MRW#42) command.



The LPDDR3 SDRAM may not properly recognize a Mode Register Write command at normal operation frequency before CA Training is finished. Special encodings are provided for CA Training mode enable/disable. MR41 and MR42 encodings are selected so that rising edge and falling edge values are the same. The LPDDR3 SDRAM will recognize MR41 and MR42 at normal operation frequency even before CA timing adjustments have been made. Calibration data will be output through DQ pins. CA to DQ mapping is described in below table.

After timing calibration with MR41 is finished, users will issue MRW to MR48 and calibrate remaining CA pins (CA4 and CA9) using (DQ0/DQ1and DQ8/DQ9) as calibration data output pins.

CA Training mode enable (MR41(29H, 0010 1001b), OP=A4H(1010 0100b))

Clock edge	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9
CK rising edge	L	L	L	L	Н	L	L	Н	L	Н
CK falling edge	L	L	L	L	Н	L	L	Н	L	Н

CA Training mode disable (MR42(2AH,0010 1010b),OP=A8H(1010 1000b))

Clock edge	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9
CK rising edge	L	L	L	L	L	Н	L	Н	L	Н
CK falling edge	L	L	L	L	L	Н	L	Н	L	Н

CA to DQ mapping (CA Training mode enabled with MR41)

Clock edge	CA0	CA1	CA2	CA3	CA5	CA6	CA7	CA8
CK rising edge	DQ0	DQ2	DQ4	DQ6	DQ8	DQ10	DQ12	DQ14
CK falling edge	DQ1	DQ3	DQ5	DQ7	DQ9	DQ11	DQ13	DQ15

CA Training mode enable (MR48(30H, 0011 0000b), OP=C0H(1100 0000b))

Clock edge	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9
CK rising edge	L	L	L	L	L	L	L	L	Н	H
CK falling edge	L	L	L	L	L	L	L	L	Н	Н

CA to DQ mapping (CA Training mode is enabled with MR48)

Clock edge	CA4	CA9		
CK rising edge	DQ0	DQ8		
CK falling edge	DQ1	DQ9		

NOTE 1 Other DQs must have valid output (either HIGH or LOW).



× XX

NTC Proprietary

Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

MRW - Write Leveling Mode

In order to provide for improved signal integrity performance, the LPDDR3 SDRAM provides a write leveling feature to compensate for timing skew, affecting timing parameters such as *t*DQSS, *t*DSS, and *t*DSH.


The memory controller uses the write leveling feature to receive feedback from the SDRAM allowing it to adjust the clock to data strobe signal relationship for each DQS/DQS signal pair. The memory controller performing the leveling must have adjustable delay setting on DQS/DQS signal pair to align the rising edge of DQS signals with that of the clock signal at the DRAM pin. The DRAM asynchronously feeds back CLK, sampled with the rising edge of DQS signals. The controller repeatedly delays DQS signals until a transition from 0 to 1 is detected. The DQS signals delay established through this exercise ensures the tDQSS specification can be met.

All data bits carry the leveling feedback to the controller (DQ[15:0] for x16 configuration, DQ[31:0] for x32 configuration). All DQS signals must be leveled independently.

The LPDDR3 SDRAM enters into write leveling mode when mode register MR2[7] is set HIGH. When entering write leveling mode, the state of the DQ pins is undefined. During write leveling mode, only NOP commands are allowed, or MRW command to exit write leveling operation. Upon completion of the write leveling operation, the DRAM exits from write leveling mode when MR2[7] is reset LOW.

The controller will drive DQS LOW and \overline{DQS} HIGH after a delay of twlogetharpoonup to the controller provides DQS signal input which is used by the DRAM to sample the clock signal driven from the controller. The delay time <math>twlogetharpoonup twlogetharpoonup to twlogetharpoonup to the controller dependent. The DRAM samples the clock input with the rising edge of DQS and provides asynchronous feedback on all the DQ bits after time <math>twlogetharpoonup twlogetharpoonup twlogetharpoonup twlogetharpoonup twlogetharpoonup twlogetharpoonup time twlogetharpoonup twlo

Write Leveling Timing





NTC Proprietary


Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

On-Die Termination

ODT (On-Die Termination) is a feature of the LPDDR3 SDRAM that allows the DRAM to turn on/off termination resistance for each DQ, DQS/DQS and DM signal via the ODT control pin. The ODT feature is designed to improve signal integrity of the memory channel by allowing the DRAM controller to independently turn on/off termination resistance for any or all DRAM devices. The ODT pin directly controls ODT operation and is not sampled by the clock.

The ODT feature is turned off and not supported in self-refresh and deep power down modes. The DRAM will also disable termination during read operations. ODT operation can optionally be enabled during power down mode via a mode register.



The switch is enabled by the internal ODT control logic, which uses the external ODT pin and other mode register control information. The value of *R*TT is determined by the settings of mode register bits.

ODT Mode Register

The switch is enabled by the internal ODT control logic, which uses the external ODT pin and other mode register control information. The value of RTT is determined by the settings of Mode Register bits. The ODT pin will be ignored if the Mode Register MR11 is programmed to disable ODT, in self-refresh, in deep power down, in CKE power down (mode register option) and during read operations.

Asynchronous ODT

When enabled, the ODT feature is controlled asynchronously based on the status of the ODT pin. ODT is off under any of the following conditions:

- ODT is disabled through MR11[1:0]
- DRAM is performing a read operation (RD or MRR)
- DRAM is in power down mode and MR11[2] is zero
- DRAM is in self-refresh or deep power down modes.
- DRAM is in CA Training Mode.

In asynchronous ODT mode, the following timing parameters apply when ODT operation is controlled by the ODT pin: tODToff,min,max, tODTon,min,max.

Minimum *R*TT turn-on time (*t*ODTon,min) is the point in time when the device termination circuit leaves high impedance state and ODT resistance begins to turn on. Maximum *R*TT turn on time (*t*ODTon,max) is the point in time when the ODT resistance is fully on. *t*ODTon,min and *t*ODTon,max are measured from ODT pin high.

Minimum RTT turn-off time (tODToff,min) is the point in time when the device termination circuit starts to turn off the ODT



NTC Proprietary Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM

8Gb: NT6CL128T64DR(4)

resistance. Maximum ODT turn off time (tODToff,max) is the point in time when the on-die termination has reached high impedance. tODToff,min and tODToff,max are measured from ODT pin low.

ODT During Read Operations (RD or MRR)

During read operations, LPDDR3 SDRAM will disable termination and disable ODT control through the ODT pin. After read operations are completed, ODT control is resumed through the ODT pin (if ODT mode is enabled).

ODT During Power Down

When MR11 OP<2> is zero, termination control through the ODT pin will be disabled when the DRAM enters CKE power down. After a power down command is registered, termination will be disabled within a time window specified by tODTd,min,max. After a power down exit command is registered, termination will be enabled within a time window specified by tODTe,min,max.

Minimum RTT disable time (tODTd,min) is the point in time when the device termination circuit is no longer be controlled by the ODT pin. Maximum ODT disable time (tODTd,max) is the point in time when the on-die termination will be in high impedance.

Minimum RTT enable time (tODTe,min) is the point in time when the device termination circuit will no longer be in high impedance. The ODT pin shall control the device termination circuit after maximum ODT enable time

(tODTe,max) is satisfied. When MR11[2] is enabled and MR11[1:0] are non zero, ODT operation is supported during CKE power down with ODT control through the ODT pin.

ODT During Self Refresh

LPDDR3 SDRAM disables the ODT function during self refresh. After a self refresh command is registered, termination will be disabled within a time window specified by tODTd,min,max. After a self refresh exit command is registered, termination will be enabled within a time window specified by tODTe, min, max.

ODT During Deep Power Down

LPDDR3 SDRAM disables the ODT function during deep power down. After a deep power down command is registered, termination will be disabled within a time window specified by tODTd,min,max.

ODT During CA Training and Write Leveling

During CA Training Mode, LPDDR3 SDRAM will disable on-die termination and ignore the state of the ODT control pin. For ODT operation during Write Leveling mode, refer to below table for termination activation and deactivation for DQ and DQS/DQS. If ODT is enabled, the ODT pin must be high, in Write Leveling mode.



DRAM Termination Function in Write Leveling Mode


ODT pin	DQS/DQS termination	DQ termination	
de-asserted	OFF	OFF	
asserted	ON	OFF	

ODT States Truth Table


	Write	Read/DQ Cal	ZQ Cal	CA Training	Write Level
DQ Termination	Enabled	Disabled	Disabled	Disabled	Disabled
DQS Termination	Enabled	Disabled	Disabled	Disabled	Enabled

NOTE 1 ODT is enabled with MR11[1:0]=01b, 10b, or 11b and ODT pin HIGH. ODT is disabled with MR11[1:0]=00b or ODT pin LOW.

Asynchronous ODT Timing Example for RL = 12



Automatic ODT Timing During READ Operation Example for RL = m




NOTE 1 The automatic RTT turn-off delay, tAODToff, is referenced from the rising edge of "RL-2" clock at Tm-2.

NOTE 2 The automatic RTT turn-on delay, tAODTon, is referenced from the rising edge of "RL+ BL/2" clock at Tm+4



LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

ODT Timing During Power Down, Self Refresh, Deep Power Down Entry/Exit Example



NOTE 1 Upon exit of Deep Power Down mode, a complete power-up initialization sequence is required.



NTC Proprietary

Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

Power-Down

Power-down is entered synchronously when CKE is registered LOW and $\overline{\text{CS}}$ is HIGH at the rising edge of clock. A NOP command must be driven in the clock cycle following the power-down command. CKE must not go LOW while MRR, MRW, READ, or WRITE operations are in progress. CKE can go LOW while any other operations such as row activation, PRECHARGE, auto precharge, or REFRESH are in progress, but the power-down *IDD* specification will not be applied until such operations are complete.

Entering power-down deactivates the input and output buffers, excluding CK, \overline{CK} , and CKE. To ensure that there is enough time to account for internal delay on the CKE signal path, two NOP commands are required after CKE is driven LOW, this timing period is defined as *t*CPDED. CKE LOW will result in deactivation of input receivers after *t*CPDED has expired. In power-down mode, CKE must be held LOW; all other input signals are "Don't Care." CKE LOW must be maintained until *t*CKE is satisfied. *V*REFCA must be maintained at a valid level during power-down.

VDDQ can be turned off during power-down. If VDDQ is turned off, VREFDQ must also be turned off. Prior to exiting power-down, both VDDQ and VREFDQ must be within their respective minimum/maximum operating ranges.

No refresh operations are performed in power-down mode. The maximum duration in power-down mode is only limited by the refresh requirements outlined in section "REFRESH Command".

The power-down state is exited when CKE is registered HIGH. The controller must drive \overline{CS} HIGH in conjunction with CKE HIGH when exiting the power-down state. CKE HIGH must be maintained until tCKE,min is satisfied. A valid, executable command can be applied with power-down exit latency tXP after CKE goes HIGH. Power-down exit latency is defined in the AC timing parameter table.

If power-down occurs when all banks are idle, this mode is referred to as idle powerdown; if power-down occurs when there is a row active in any bank, this mode is referred to as active power-down.




NTC Proprietary Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM

4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)


Basic Power-Down Entry and Exit Timing




Input clock frequency can be changed or the input clock can be stopped or floated during power-down, provided that upon exiting power-down, the clock is stable and within specified limits for a minimum of 2 clock cycles prior to power-down exit and the clock frequency is between the minimum and maximum specified frequency for the speed grade in use.



CKE-Intensive Environment




REFRESH-to-REFRESH Timing in CKE-Intensive Environments



NOTE 1 The pattern shown can repeat over an extended period of time. With this pattern, all AC and DC timing and voltage specifications with temperature and voltage drift are ensured.


READ to Power-Down Entry



NOTE 1 CKE must be held HIGH until the end of the burst operation.


CKE can be registered LOW at RL + RU(tDQSCK(MAX)/tCK) + BL/2 + 1 clock cycles after the clock on which the READ NOTE 2 command is registered.

READ with Auto Precharge to Power-Down Entry



- NOTE 1 CKE must be held HIGH until the end of the burst operation.
- NOTE 2 CKE can be registered LOW at RL + RU(tDQSCK/tCK)+ BL/2 + 1 clock cycles after the clock on which the READ command is registered.
- NOTE 3 BL/2 with tRTP = 7.5ns and tRAS (MIN) is satisfied.
- NOTE 4 Start internal PRECHARGE.


WRITE to Power-Down Entry



NOTE 1 CKE can be registered LOW at WL + 1 + BL/2 + RU(tWR/tCK) clock cycles after the clock on which the WRITE command is registered.




WRITE with Auto Precharge to Power-Down Entry



NOTE 1 CKE can be registered LOW at WL + 1 + BL/2 + RU(tWR/tCK) + 1 clock cycles after the WRITE command is registered.


NOTE 2 Start internal PRECHARGE.

REFRESH Command to Power-Down Entry



NOTE 1 CKE can go LOW tIHCKE after the clock on which the REFRESH command is registered.


ACTIVATE Command to Power-Down Entry



NOTE 1 CKE can go LOW tIHCKE after the clock on which the ACTIVATE command is registered.




PRECHARGE Command to Power-Down Entry




NOTE 1 CKE can go LOW tIHCKE after the clock on which the PRECHARGE command is registered.

MRR to Power-Down Entry



NOTE 1 CKE can be registered LOW RL + RU(tDQSCK/tCK)+ BL/2 + 1 clock cycles after the clock on which the MRR command is registered.

MRW to Power-Down Entry



 ${\tt NOTE~1} \quad {\tt CKE~can~be~registered~LOW~tMRW~after~the~clock~on~which~the~MRW~command~is~registered}.$



NTC Proprietary

Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM

8Gb: NT6CL128T64DR(4)

Deep Power-Down (DPD)


Deep power-down (DPD) is entered when CKE is registered LOW with \overline{CS} LOW, CA0 HIGH, CA1 HIGH, and CA2 LOW at the rising edge of the clock. All banks must be in the idle state with no activity on the data bus prior to entering the DPD mode. During DPD, CKE must be held LOW. The contents of the SDRAM will be lost upon entry into DPD mode.

In DPD mode, all input buffers except CKE, all output buffers, and the power supply to internal circuitry are disabled within the device. To ensure that there is enough time to account for internal delay on the CKE signal path, two NOP commands are required after CKE is driven LOW, this timing period is defined as tCPDED.

CKE LOW will result in deactivation of command and address receivers after tCPDED has expired. *VREFDQ* can be at any level between 0 and *VDDQ*, and *VREFCA* can be at any level between 0 and *VDDCA* during DPD. All power supplies, including *VREF*, must be within the specified limits prior to exiting DPD (see "AC and DC Operating Conditions").

DPD mode is exited when CKE is registered HIGH, while meeting fISCKE, and the clock must be stable. The device must be fully re-initialized using the power-up initialization sequence. The SDRAM is ready for normal operation after the initialization sequence is completed. For the description of ODT operation and specifications during DPD entry and exit, see "ODT During Deep Power Down".

Deep Power-Down Entry and Exit Timing



- NOTE 1 The initialization sequence can start at any time after Tx + 1.
- NOTE 2 tINIT3 and Tx + 1 and refer to timings in the initialization sequence.
- NOTE 3 Input clock frequency may be changed or the input clock can be stopped or floated during deep power-down, provided that upon exiting deep power-down, the clock is stable and within specified limits for a minimum of 2 clock cycles prior to deep power-down exit and the clock frequency is between the minimum and maximum frequency for the particular speed grade.



NTC Proprietary

Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

Input Clock Frequency Changes and Clock Stop Events

The device supports input clock frequency change during CKE LOW under the following conditions:

- tCK(abs)min is met for each clock cycle;
- · Refresh requirements apply during clock frequency change;
- During clock frequency change, only REFab or REFpb commands may be executing;
- Any Activate or Precharge commands have executed to completion prior to changing the frequency;
- The related timing conditions (tRCD, tRP) have been met prior to changing the frequency;
- The initial clock frequency shall be maintained for a minimum of 2 clock cycles after CKE goes LOW;
- The clock satisfies tCH(abs) and tCL(abs) for a minimum of 2 clock cycles prior to CKE going HIGH.

After the input clock frequency is changed and CKE is held HIGH, additional MRW commands may be required to set the WR, RL etc. These settings may need to be adjusted to meet minimum timing requirements at the target clock frequency.

The device supports clock stop during CKE LOW under the following conditions:

- CK is held LOW and CK is held HIGH or both are floated during clock stop;
- Refresh requirements apply during clock stop;
- During clock stop, only REFab or REFpb commands may be executing;
- Any Activate or Precharge commands have executed to completion prior to stopping the clock;
- The related timing conditions (tRCD, tRP) have been met prior to stopping the clock;
- The initial clock frequency shall be maintained for a minimum of 2 clock cycles after CKE goes LOW;
- The clock satisfies tCH(abs) and tCL(abs) for a minimum of 2 clock cycles prior to CKE going HIGH.

The device supports input clock frequency change during CKE HIGH under the following conditions:

- tCK(abs)min is met for each clock cycle;
- Refresh requirements apply during clock frequency change;
- Any Activate, Read, Write, Precharge, Mode Register Write, or Mode Register Read commands must have executed to completion, including any associated data bursts prior to changing the frequency;
- The related timing conditions (tRCD, tWR, tWRA, tRP, tMRW, tMRR, etc.) have been met prior to changing the frequency;
- CS shall be held HIGH during clock frequency change;
- During clock frequency change, only REFab or REFpb commands may be executing;
- The LPDDR3 SDRAM is ready for normal operation after the clock satisfies tCH(abs) and tCL(abs) for a minimum of 2*tCK + tXP.

After the input clock frequency is changed, additional MRW commands may be required to set the WR, RL etc. These settings may need to be adjusted to meet minimum timing requirements at the target clock frequency.

NVNAV

Preliminary

NTC Proprietary

Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM

4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

LPDDR3 devices support clock stop during CKE HIGH under the following conditions:

- CK is held LOW and CK is held HIGH during clock stop;
- CS shall be held HIGH during clock clock stop;
- Refresh requirements apply during clock stop;
- During clock stop, only REFab or REFpb commands may be executing;
- Any Activate, Read, Write, Precharge, Mode Register Write, or Mode Register Read commands must have executed to completion, including any associated data bursts prior to stopping the clock;
- The related timing conditions (tRCD, tWR, tWRA, tRP, tMRW, tMRR, etc.) have been met prior to stopping the clock;
- The LPDDR3 SDRAM is ready for normal operation after the clock is restarted and satisfies tCH(abs) and tCL(abs) for a minimum of 2*tCK + tXP.



NTC Proprietary

Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

NO OPERATION (NOP) Command

The purpose of the NOP command is to prevent the device from registering any unwanted commands issued between operations. A NOP command can only be issued at clock cycle *n* when the CKE level is constant for clock cycle N-1 and clock cycle N. A NOP command has two possible encodings:

- 1. CS HIGH at the clock rising edge N.
- 2. CS LOW and CA0, CA1, CA2 HIGH at the clock rising edge N.

The NOP command will not terminate a previous operation that is still in process, such as a burst READ or WRITE cycle.



NTC Proprietary

Level: Property

LPDDR3 4Gb/8Gb(DDP) SDRAM 4Gb:NT6CL128M32DM(Q), NT6CL256M16DM 8Gb: NT6CL128T64DR(4)

Revision History

Version	Page	Modified	Description	Released
1.0	All	-	Preliminary Release	05/2018
1.1	P1,53,83	-	Add temperature range of tREFI	11/2018
	P3	Operating Frequency	Modify	
	P84	MR6	Revise to 0000 0011 _B : D-die	
1.2	P1-16		1)Add NT6CL128T64D4-H1 2)Revise 216b POD	12/2018



http://www.nanya.com/