

极低输入，极低压差，具有使能功能的 2A 稳压器

查询样品: [TPS7A7001](#)

特性

- 输入电压低至 **1.425V**
- 在 **2A** 上最大 **380mV** 压差
- 可调输出从 **0.5V** 开始
- 保护：电流限制和热关断
- 启用引脚
- 关断模式下静态电流 **1μA**
- 全工业温度范围
- 采用小外型尺寸集成电路 (SOIC)-8，完全 RoHS 兼容封装

应用范围

- 电信/网络连接卡
- 母板/外设卡
- 工业应用
- 无线基础设施
- 机顶盒
- 医疗设备
- 笔记本电脑
- 电池供电系统

说明


TPS7A7001 是一款高性能，正电压，低压降 (LDO) 稳压器，此稳压器设计用于需要极低输入电压和极低压降电压（高达 2A 时）的应用。此器件运行时的输入电压可低至 1.425V，并且输出电压可设定为低至 0.5V。可使用一个外部分压器对输出电压进行设定。

TPS7A7001 特有超低压降，是 $V_{\text{输出}}$ 与 $V_{\text{输入}}$ 十分接近的应用的理想选择。此外，TPS7A7001 还有启用引脚以便在关断模式下进一步减少功率耗散。

TPS7A7001 在线路，负载和温度变化时提供出色的稳压功能。

TPS7A7001 采用 SOIC-8 PowerPAD™ 封装。

典型应用



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2012–2013, Texas Instruments Incorporated
English Data Sheet: [SBVS134](#)



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION⁽¹⁾

PRODUCT	V _{OUT}
TPS7A7001yyyz	YYY is package designator. Z is package quantity.

- (1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Over operating free-air temperature range (unless otherwise noted).

		VALUE		UNIT
		MIN	MAX	
Voltage	IN, OUT	−0.3	+7.0	V
	EN, FB	−0.3	V _{IN} + 0.3 ⁽²⁾	V
Current	OUT	Internally limited		A
Temperature	Operating virtual junction, T _J	−55	+150	°C
	Storage, T _{stg}	−55	+150	°C
Electrostatic discharge rating ⁽³⁾	Human body model (HBM, JESD22-A114A)		2	kV
	Charged device model (CDM, JESD22-C101B.01)		500	V

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The absolute maximum rating is V_{IN} + 0.3 V or +7.0 V, whichever is smaller.
- (3) ESD testing is performed according to the respective JESD22 JEDEC standard.

RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Input voltage	1.425		6.5	V
Ambient temperature range	−40		+105	°C
Junction temperature range	−40		+125	°C
Maximum output current			2	A

THERMAL INFORMATION

THERMAL METRIC ⁽¹⁾⁽²⁾		TPS7A7001 ⁽³⁾	UNITS
		DDA (SOIC)	
		8 PINS	
θ_{JA}	Junction-to-ambient thermal resistance ⁽⁴⁾	46.4	°C/W
θ_{JCTop}	Junction-to-case (top) thermal resistance ⁽⁵⁾	54.2	
θ_{JB}	Junction-to-board thermal resistance ⁽⁶⁾	29.9	
ψ_{JT}	Junction-to-top characterization parameter ⁽⁷⁾	10.2	
ψ_{JB}	Junction-to-board characterization parameter ⁽⁸⁾	29.8	
θ_{JCbott}	Junction-to-case (bottom) thermal resistance ⁽⁹⁾	6.8	

(1) For more information about traditional and new thermal metrics, see the [IC Package Thermal Metrics](#) application report, [SPRA953A](#).

(2) For thermal estimates of this device based on PCB copper area, see the [TI PCB Thermal Calculator](#).

(3) Thermal data for the DDA package is derived by thermal simulations based on JEDEC-standard methodology as specified in the JESD51 series. The following assumptions are used in the simulations:

(a) DDA: The exposed pad is connected to the PCB ground layer through a 3x2 thermal via array.

(b) DDA: The top and bottom copper layers are assumed to have a 5% thermal conductivity of copper representing a 5% copper coverage.

(c) These data were generated with only a single device at the center of a JEDEC high-K (2s2p) board with 3in × 3in copper area.

(4) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.

(5) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the top of the package. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

(6) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

(7) The junction-to-top characterization parameter, ψ_{JT} , estimates the junction temperature of a device in a real system and is extracted from the simulation data to obtain θ_{JA} using a procedure described in JESD51-2a (sections 6 and 7).

(8) The junction-to-board characterization parameter, ψ_{JB} , estimates the junction temperature of a device in a real system and is extracted from the simulation data to obtain θ_{JA} using a procedure described in JESD51-2a (sections 6 and 7).

(9) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

ELECTRICAL CHARACTERISTICS

Over the full operating temperature range (see [Recommended Operating Conditions](#)), $V_{EN} = 1.1\text{ V}$, $V_{FB} = V_{OUT}^{(1)}$, $1.425\text{ V} \leq V_{IN} \leq 6.5\text{ V}$, $10\text{ }\mu\text{A} \leq I_{OUT} \leq 2\text{ A}$, $C_{OUT} = 10\text{ }\mu\text{F}$, unless otherwise noted. Typical values are at $T_J = +25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	TPS7A7001			UNIT
			MIN	TYP	MAX	
INPUT VOLTAGE						
I _{GND}	GND pin current (small)	V _{IN} = 3.3 V, 50-Ω load resistor between OUT and GND			3	mA
	GND pin current (shutdown)	V _{IN} = 6.5 V, V _{EN} = 0 V			5	μA
OUTPUT VOLTAGE						
V _{OUT}	Output voltage accuracy ⁽²⁾⁽³⁾	V _{IN} = V _{OUT} + 0.5 V ⁽⁴⁾ , I _{OUT} = 10 mA	−2.0		+2.0	%
		V _{IN} = 1.8 V, I _{OUT} = 0.8 A, 0°C ≤ T _J = T _A ≤ +85°C				
		I _{OUT} = 10 mA	−3.0		+3.0	
ΔV _{O(ΔV_I)}	Line regulation	I _{OUT} = 10 mA		0.2	0.4	%/V
ΔV _{O(ΔI_O)}	Load regulation ⁽³⁾	10 mA ≤ I _{OUT} ≤ 2 A		0.25	0.75	%/A
V _{DO}	Dropout voltage ⁽⁵⁾	I _{OUT} = 1.0 A, 0.5 V ≤ V _{OUT} ≤ 5.0 V			200	mV
		I _{OUT} = 1.5 A, 0.5 V ≤ V _{OUT} ≤ 5.0 V			300	
		I _{OUT} = 2.0 A, 0.5 V ≤ V _{OUT} ≤ 5.0 V			380	
I _{LIM}	Output current limit	V _{IN} = 1.425 V, V _{OUT} = 0.9 × V _{OUT(NOM)}	2.1			A
FEEDBACK						
V _{REF}	Reference voltage accuracy	V _{IN} = 3.3 V, V _{FB} = V _{OUT} , I _{OUT} = 10 mA	0.490	0.500	0.510	V
I _{FB}	FB pin current	V _{FB} = 0.5 V			1	μA
ENABLE						
I _{EN}	EN pin current	V _{EN} = 0 V, V _{IN} = 3.3 V			0.2	μA
V _{IL_{EN}}	EN pin input low (disable)	V _{IN} = 3.3 V	0		0.5	V
V _{IH_{EN}}	EN pin input high (enable)	V _{IN} = 3.3 V	1.1		V _{IN}	V
TEMPERATURE						
T _{SD}	Thermal shutdown temperature	Shutdown, temperature increasing		+160		°C
		Reset, temperature decreasing		+140		°C

- (1) When setting V_{OUT} to a value other than 0.5 V, connect R_1 and R_2 to the FB pin using $10\text{ k}\Omega \leq R_2 \leq 50\text{ k}\Omega$ resistors. See [Figure 1](#) for details of R_1 and R_2 .
- (2) Accuracy does not include error on feedback resistors R_1 and R_2 .
- (3) TPS7A7001 is not tested at $V_{OUT} = 0.5\text{ V}$, $2.3\text{ V} \leq V_{IN} \leq 6.5\text{ V}$, and $500\text{ mA} \leq I_{OUT} \leq 2\text{ A}$ because the power dissipation is higher than the maximum rating of the package. Also, this accuracy specification does not apply to any application condition that exceeds the power dissipation limit of the package.
- (4) $V_{IN} = V_{OUT} + 0.5\text{ V}$ or 1.425 V , whichever is greater.
- (5) $V_{DO} = V_{IN} - V_{OUT}$ with $V_{FB} = \text{GND}$ configuration.

FUNCTIONAL BLOCK DIAGRAM





Figure 1. Adjustable Output Voltage Version

PIN CONFIGURATIONS









Pin Descriptions

NAME	PIN #	DESCRIPTION
EN	2	Enable input. Pulling this pin below 0.5 V turns the regulator off. Connect to V _{IN} if not being used.
FB	7	This pin is the output voltage feedback input through voltage dividers. See the recommended feedback resistor table for more details.
GND	8	Ground pin
IN	3	Unregulated supply voltage pin. It is recommended to connect an input capacitor to this pin.
NC	1, 4, 5	Not internally connected. The NC pins are not connected to any electrical node. It is recommended to connect the NC pins to large-area planes.
OUT	6	Regulated output pin. A 4.7-μF or larger capacitor of any type is required for stability.
PowerPAD		It is strongly recommended to connect the thermal pad to a large-area ground plane. If an electrically floating, dedicated thermal plane is available, the thermal pad can also be connected to it.

TYPICAL CHARACTERISTICS

For all fixed voltage versions and an adjustable version at $T_J = +25^\circ\text{C}$, $V_{EN} = V_{IN}$, $C_{IN} = 10\ \mu\text{F}$, $C_{OUT} = 10\ \mu\text{F}$, and using the component values in Table 1, unless otherwise noted.



APPLICATION INFORMATION

OVERVIEW

The TPS7A7001 offers a high current supply with very low dropout voltage. The TPS7A7001 is designed to minimize the required component count for a simple, small-size, and low-cost solution.

INPUT CAPACITOR (IN)

Although an input capacitor is not required for stability, it is recommended to connect a 1-μF to 10-μF low equivalent series resistance (ESR) capacitor across IN and GND near the device.

OUTPUT CAPACITOR (OUT)

The device is designed to be stable with output capacitance 4.7 μF or larger. For a good load transient response, a 10-μF or larger ceramic capacitor is recommended. Connect the output capacitor across OUT and GND near the device.

FEEDBACK RESISTORS (FB)

The voltage on the FB pin sets the output voltage and is determined by the values of R_1 and R_2 . The values of R_1 and R_2 can be calculated for any voltage using the formula given in [Equation 1](#):

$$V_{OUT} = \frac{(R_1 + R_2)}{R_2} \times 0.500 \quad (1)$$

[Table 1](#) shows the recommended resistor values for the best performance of the TPS7A7001. In [Table 1](#), E96 series resistors are used. For the actual design, pay attention to any resistor error factors.

Table 1. Sample Resistor Values for Common Output Voltages

V _{OUT}	R ₁	R ₂
1.0 V	30.1 kΩ	30.1 kΩ
1.2 V	42.2 kΩ	30.1 kΩ
1.5 V	60.4 kΩ	30.1 kΩ
1.8 V	78.7 kΩ	30.1 kΩ
2.5 V	121 kΩ	30.1 kΩ
3.0 V	150 kΩ	30.1 kΩ
3.3 V	169 kΩ	30.1 kΩ
5.0 V	274 kΩ	30.1 kΩ

ENABLE (EN)

The enable pin (EN) is an active high logic input. When it is logic low, the device turns off and its consumption current is less than 1 μA. When it is logic high, the device turns on. The EN pin is required to be connected to a logic high or logic low level.

When the enable function is not required, connect EN to VIN.

INTERNAL CURRENT LIMIT

The TPS7A7001 internal current limit helps protect the regulator during fault conditions. During current limit, the output sources a fixed amount of current that is largely independent of output voltage. For reliable operation, the device should not be operated in a current limit state for extended periods of time.

Powering on the device with the enable pin, or increasing the input voltage above the minimum operating voltage while a low-impedance short exists on the output of the device, may result in a sequence of high-current pulses from the input to the output of the device. The energy consumed by the device is minimal during these events; therefore, there is no failure risk. Additional input capacitance helps to mitigate the load transient requirement of the upstream supply during these events.

THERMAL INFORMATION

Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately +160°C, allowing the device to cool. When the junction temperature cools to approximately +140°C, the output circuitry is enabled again.

The internal protection circuitry of the TPS7A7001 is designed to protect against overload conditions. It is not intended to replace proper heatsinking. Continuously running the TPS7A7001 into thermal shutdown degrades device reliability.

Power Dissipation

Power dissipation of the device depends on the input voltage and load conditions and can be calculated using [Equation 2](#):

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} \quad (2)$$

Power dissipation can be minimized and greater efficiency can be achieved by using the lowest possible input voltage necessary to achieve the required output voltage regulation.

On the SOIC (DDA) package, the primary conduction path for heat is through the exposed pad to the printed circuit board (PCB). The pad can be connected to ground or left floating; however, it should be attached to an appropriate amount of copper PCB area to ensure the device does not overheat. The maximum junction-to-ambient thermal resistance depends on the maximum ambient temperature, maximum device junction temperature, and power dissipation of the device and can be calculated using [Equation 3](#):

$$R_{\theta JA} = \left(\frac{+125^{\circ}\text{C} - T_A}{P_D} \right) \quad (3)$$

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (January 2013) to Revision D	Page
• Added new text to <i>Internal Current Limit</i> section	7
Changes from Revision B (July 2012) to Revision C	Page
• Deleted maximum value for Output Current Limit parameter in Electrical Characteristics table	4
Changes from Revision A (June 2012) to Revision B	Page
• Changed Output Voltage, I_{LIM} parameter test conditions in Electrical Characteristics table	4
Changes from Original (January 2012) to Revision A	Page
• 更改了 可调输出特性着重号	1
• 更改了 说明部分第一段中的输出电压最小值	1
• Changed values in Thermal Information table	3
• Changed note 3b in Thermal Information table	3
• Changed Electrical Characteristics condition line	4
• Changed <i>Output Voltage Accuracy</i> parameter in Electrical Characteristics	4
• Changed test conditions for <i>Dropout Voltage</i> parameter in Electrical Characteristics	4
• Changed note 1 in Electrical Characteristics	4
• Added new note 4 to Electrical Characteristics	4

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS7A7001DDA	ACTIVE	SO PowerPAD	DDA	8	75	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	QVH	Samples
TPS7A7001DDAR	ACTIVE	SO PowerPAD	DDA	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	QVH	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A7001DDAR	SO Power PAD	DDA	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7A7001DDAR	SO PowerPAD	DDA	8	2500	366.0	364.0	50.0

DDA (R-PDSO-G8)

PowerPAD™ PLASTIC SMALL-OUTLINE



- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.
 - This drawing is subject to change without notice.
 - Body dimensions do not include mold flash or protrusion not to exceed 0,15.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <<http://www.ti.com>>.
 - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - This package complies to JEDEC MS-012 variation BA

PowerPAD is a trademark of Texas Instruments.

DDA (R-PDSO-G8)


PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions


4206322-6/L 05/12

NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments

DDA (R-PDSO-G8)

PowerPAD™ PLASTIC SMALL OUTLINE



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>. Publication IPC-7351 is recommended for alternate designs.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
 - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.

重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内, 且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定, 否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险, 客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息, 不能构成从 TI 获得使用这些产品或服务 的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可, 或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分, 仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时, 如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分, 则会失去相关 TI 组件 或服务的所有明示或暗示授权, 且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意, 尽管任何应用相关信息或支持仍可能由 TI 提供, 但他们将独力负责满足与其产品及其应用中使用的 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意, 他们具备制定与实施安全措施所需的全部专业技术和知识, 可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中, 为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准 and 要求的终端产品解决方案。尽管如此, 此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III (或类似的生命攸关医疗设备) 的授权许可, 除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或“增强型塑料”的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意, 对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用, 其风险由客户单独承担, 并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 已明确指定符合 ISO/TS16949 要求的产品, 这些产品主要用于汽车。在任何情况下, 因使用非指定产品而无法达到 ISO/TS16949 要 求, TI 不承担任何责任。

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com.cn/consumer-apps
DLP® 产品	www.dlp.com	能源	www.ti.com.cn/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP应用处理器	www.ti.com.cn/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com

邮寄地址: 上海市浦东新区世纪大道 1568 号, 中建大厦 32 楼 邮政编码: 200122
Copyright © 2013 德州仪器 半导体技术(上海)有限公司