ALM2403-Q1 Automotive, Low-Distortion, Dual-Channel Operational Amplifier With Integrated Protection for Resolver Drive

1 Features

- AEC-Q100 qualified for automotive applications:
  - Temperature grade 1: –40°C to +125°C, T_A
- Functional-safety capable
  - Documentation available to aid functional safety system design
- High output current drive: 650 mA, peak (per channel)
  - Replaces discrete op amps and transistors
- Wide supply range for both supplies (up to 24 V)
- Overtemperature shutdown
- Current limit
- Shutdown pin for low I_Q applications
- 21-MHz gain bandwidth with 50-V/µs slew rate
- Package: 14-pin HTSSOP (PWP)

2 Applications

- Resolver-based automotive and industrial applications
- Inverter and motor control
- Brake system
- Electric power steering (EPS)
- Rearview mirror module
- Automotive eMirrors
- Servo drive power stage module
- Flight control system

3 Description

The ALM2403-Q1 is a dual-power op amp with features and performance that make this device preferable for resolver-based applications. The high-gain bandwidth and slew rate of the device, along with a continuous high-output current-drive capability, make this device an excellent choice to provide the low distortion and differential high-amplitude excitation required for exciting the resolver primary coil. Current limiting and overtemperature detection enhance overall system robustness, especially when driving analog signals over wires that are susceptible to faults.

The small HTSSOP package with thermal pad and low $R_{\theta JA}$ allows high currents to be delivered to loads while minimizing board space. The higher gain bandwidth of the ALM2403-Q1 allows the device to be configured as a filter stage while still providing high output drive, thus significantly reducing the total solution size of a resolver drive signal chain. This reduced solution size is a key advantage offered by the ALM2403-Q1 when used in automotive and industrial applications.

Device Information

PART NUMBER	PACKAGE(1)	BODY SIZE (NOM)
ALM2403-Q1	HTSSOP (14)	5.00 mm × 4.40 mm

(1) For all available packages, see the package option addendum at the end of the data sheet.



Simplified Schematic



Maximum Output Voltage vs Frequency

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

Table of Contents

1 Features....1
2 Applications....1
3 Description....1
4 Revision History....2
5 Pin Configuration and Functions....3
6 Specifications....4
6.1 Absolute Maximum Ratings....4
6.2 ESD Ratings....4
6.3 Recommended Operating Conditions....4
6.4 Thermal Information....4
6.5 Electrical Characteristics....5
6.6 Typical Characteristics....7
7 Detailed Description....12
7.1 Overview....12
7.2 Functional Block Diagram....12
7.3 Feature Description....13
7.4 Device Functional Modes....14
8 Application and Implementation....15
8.1 Application Information....15
8.2 Typical Application....15
9 Power Supply Recommendations....19
10 Layout....20
10.1 Layout Guidelines....20
10.2 Layout Example....20
11 Device and Documentation Support....21
11.1 Documentation Support....21
11.2 Receiving Notification of Documentation Updates....21
11.3 Support Resources....21
11.4 Trademarks....21
11.5 Electrostatic Discharge Caution....21
11.6 Glossary....21
12 Mechanical, Packaging, and Orderable Information....21

4 Revision History

DATE	REVISION	NOTES
November 2020	*	Initial Release

Copyright © 2020 Texas Instruments Incorporated

5 Pin Configuration and Functions



Figure 5-1. PWP Package, 14-Pin HTSSOP, Top View

Table 5-1. Pin Functions

PIN		I/O	DESCRIPTION
NO.	NAME		
1	IN(1)–	I	Inverting op amp input for channel 1
2	IN(1)+	I	Noninverting op amp input for channel 1
3	OTF/SH_DN	I/O	Overtemperature flag and shutdown (see Table 7-1 truth table)
4	IN(2)+	I	Noninverting op amp input for channel 2
5	IN(2)–	I	Inverting op amp input for channel 2
6, 14	VS–	—	Negative supply pin (both negative supply pins must be used and connected together on board)
7, 8	NC	—	No internal connection (do no connect)
9	OUT(2)	O	Op amp output for channel 2
10, 11, 12	VS+	—	Positive supply pin
13	OUT(1)	O	Op amp output for channel1
Thermal Pad	Thermal Pad	—	Connect the exposed thermal pad to the negative supply pin for best thermal performance. Do not connect the thermal pad to any pin other than VS–. The thermal pad can also be left floating.

Copyright © 2020 Texas Instruments Incorporated

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V_S	Supply voltage	Single-supply, V_S = (V+)		26	V
		Dual-supply, V_S = (V+) – (V–)		±13	
	Signal input voltage	Common-mode	(V–) – 0.7	(V+) + 0.7	V
		Differential		(V+) – (V–) + 0.2	
V_{OTF/SH_DN}	OTF/SH_DN pin voltage	Common-mode	0	5.5	V
	Current			±10	mA
	Output short circuit(2)		Continuous	Continuous	
T_A	Operating temperature		–55	150	°C
T_J	Junction temperature			150	°C
T_{stg}	Storage temperature		–65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Short-circuit to ground, one amplifier per package.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002(1) HBM ESD classification level 2	±2000	V
		Charged-device model (CDM), per AEC Q100-011 CDM ESD classification level C5	±750	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V_S	Supply voltage	Single-supply, V_S = (V+)	5		24	V
		Dual-supply, V_S = (V+) – (V–)	±2.5		±12	
T_A	Operating temperature		–40		125	°C

6.4 Thermal Information

THERMAL METRIC		ALM2403-Q1 PWP (TSSOP) 14 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	46.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	42.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	22.6	°C/W
ψ_{JT}	Junction-to-top characterization parameter	1.2	°C/W
ψ_{JB}	Junction-to-board characterization parameter	22.5	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	5.9	°C/W

Copyright © 2020 Texas Instruments Incorporated

6.5 Electrical Characteristics

at T_A = 25°C, V_S = 24 V, R_L = 10 kΩ connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
OFFSET VOLTAGE							
V_{OS}	Input offset voltage				±6	±25	mV
dV_{OS}/dT	Input offset voltage drift	T_A = –40°C to +125°C			±15	±50	µV/°C
PSRR	Power-supply rejection ratio	V_S = ±2.5 V to ±12 V			±10	±47	µV/V
		V_S = ±2.5 V to ±12 V, T_A = –40°C to +125°C				±50	
	Channel separation	f = 10 kHz			120		dB
INPUT BIAS CURRENT							
I_B	Input bias current				10	±100	pA
		T_A = –40°C to +125°C				±100	nA
I_{OS}	Input offset current				10	±200	pA
		T_A = –40°C to +125°C				±100	nA
NOISE							
	Input voltage noise	f = 0.1 Hz to 10 Hz			8		μV_{RMS}
e_N	Input voltage noise density	f = 1 kHz			150		$nV/\sqrt{Hz}$
		f = 100 kHz			22		
i_N	Input current noise	f = 1 kHz			48		$fA/\sqrt{Hz}$
INPUT VOLTAGE							
V_{CM}	Common-mode voltage			(V–) – 0.2		(V+) + 0.2	V
CMRR	Common-mode rejection ratio	(V–) – 0.5 V < V_{CM} < (V+) + 0.5 V, 10 V ≤ V_S < 24 V		49	72		dB
		(V–) – 0.2 V < V_{CM} < (V+) + 0.2 V, T_A = –40°C to +125°C, 10 V < V_S < 24 V		52			
		(V–) + 2.5 V < V_{CM} < (V+) – 2.5 V, 10 V < V_S < 24 V		80	94		
		(V–) + 2.5 V < V_{CM} < (V+) – 2.5 V, T_A = –40°C to +125°C, 10 V < V_S < 24 V		75			
		(V–) – 0.5 V < V_{CM} < (V+) + 0.5 V, 5 V < V_S < 24 V		44	59		
INPUT CAPACITANCE							
Z_{ID}	Differential				1 || 2		GΩ || pF
Z_{ICM}	Common-mode				1 || 2		
OPEN-LOOP GAIN							
A_{OL}	Open-loop voltage gain	(V–) + 0.5 V < V_O < (V+) – 0.5 V, V_S = 24 V		103	111		dB
			T_A = –40°C to +125°C	96			
		(V–) + 1.5 V < V_O < (V+) – 1.5 V, R_L = 225 Ω, V_S = 24 V		96	104		
			T_A = –40°C to +125°C	94			
FREQUENCY RESPONSE							
GBW	Gain-bandwidth product	V_S = ±12 V			21		MHz
SR	Slew rate	10-V step, gain = +1			50		V/µs
t_S	Settling time	To 0.1%, 10-V step , gain = +1, C_L = 10 pF			0.31		µs
		To 0.1%, 10-V step , gain = –1, C_L = 10 pF			0.40		
	Overload recovery time	V_{IN} × gain > V_S			0.28		µs
THD+N	Total harmonic distortion + noise	V_S = 15 V, V_O = 10 Vpp, gain = –1, f = 10 kHz, R_L = 100 Ω			74		dB

Copyright © 2020 Texas Instruments Incorporated

6.5 Electrical Characteristics (continued)

at T_A = 25°C, V_S = 24 V, R_L = 10 kΩ connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUTPUT						
	Voltage output swing from rail	I_{OUT} = ±5 mA		35	60	mV
I_{SC}	Short-circuit current	Sinking		400		mA
		Sourcing		500		
ENABLE						
V_{IH_OTF}	Enable high input voltage	V_{CC} = ±12 V	1.2			V
V_{IL_OTF}	Enable low input voltage	V_{CC} = ±12 V			0.5	V
	Enable hysteresis			220		mV
t_{OTF/SH_DN}	Enable startup time			5		µs
I_{SD}	Shutdown current	V_{OTF/SH_DN} = 0 V			260	µA
POWER SUPPLY						
I_Q	Total quiescent current	I_O = 0 A		3.6	5.5	mA
		I_O = 0 A, T_A = –40°C to +125°C			6	
TEMPERATURE						
	Thermal shutdown			172		°C
	Thermal shutdown recovery			150		°C

Copyright © 2020 Texas Instruments Incorporated

6.6 Typical Characteristics

at T_A= 25°C, V_S = 24 V, V_{CM} = V_S/2, and R_L = 10 kΩ (unless otherwise noted)



235 channels

Figure 6-1. Offset Voltage Production Distribution



235 channels

Figure 6-2. Offset Voltage Drift Production Distribution



5 typical units

Figure 6-3. Offset voltage vs Temperature



5 typical units

Figure 6-4. Offset Voltage vs Power Supply



5 typical units

Figure 6-5. Offset Voltage vs Input Common-Mode Voltage



Figure 6-6. Open-Loop Gain and Phase vs Frequency

Copyright © 2020 Texas Instruments Incorporated

6.6 Typical Characteristics (continued)

at T_A= 25°C, V_S = 24 V, V_{CM} = V_S/2, and R_L = 10 kΩ (unless otherwise noted)



C_{LOAD} = 200 nF, R_L = 50 Ω

Figure 6-7. Closed-Loop Gain vs Frequency



Figure 6-8. PSRR vs Frequency



Figure 6-9. CMRR vs Frequency



V_O = 10 V_{PP}, gain = 1 V/V,
measurement bandwidth = 80 kHz

Figure 6-10. THD+N Ratio vs Frequency



Input signal frequency = 1 kHz,
measurement bandwidth = 80 kHz

Figure 6-11. THD+N vs Output Amplitude



Figure 6-12. Maximum Output Voltage vs Frequency

Copyright © 2020 Texas Instruments Incorporated

6.6 Typical Characteristics (continued)

at T_A= 25°C, V_S = 24 V, V_{CM} = V_S/2, and R_L = 10 kΩ (unless otherwise noted)



V_S = ±6 V

Figure 6-13. Output Voltage Swing vs Output Source Current



V_S = ±6 V

Figure 6-14. Output Voltage Swing vs Output Source Current



V_S = ±12 V

Figure 6-15. Output Voltage Swing vs Output Source Current



V_S = ±12 V

Figure 6-16. Output Voltage Swing vs Output Sink Current



Figure 6-17. Input Voltage Spectral Noise Density vs Frequency



5 typical units

Figure 6-18. Quiescent Current vs Power Supply

Copyright © 2020 Texas Instruments Incorporated

6.6 Typical Characteristics (continued)

at T_A= 25°C, V_S = 24 V, V_{CM} = V_S/2, and R_L = 10 kΩ (unless otherwise noted)



5 typical units

Figure 6-19. Quiescent Current vs Temperature



Figure 6-20. Open-Loop Output Impedance vs Frequency



10-mV output step, gain = –1 V/V

Figure 6-21. Small-Signal Overshoot vs Capacitive Load



10-mV output step, gain = 1 V/V

Figure 6-22. Small-Signal Overshoot vs Capacitive Load



Figure 6-23. No Phase Reversal



Gain = –1 V/V

Figure 6-24. Large-Signal Step Response

Copyright © 2020 Texas Instruments Incorporated

6.6 Typical Characteristics (continued)

at T_A= 25°C, V_S = 24 V, V_{CM} = V_S/2, and R_L = 10 kΩ (unless otherwise noted)



G = 1 V/V, V_{IN} = 10 V_{PP}

Figure 6-25. Settling Time



G = –1 V/V, V_{IN} = 10 V_{PP}

Figure 6-26. Settling Time



Figure 6-27. Short-Circuit Current vs Temperature



PRF = –10 dBm

Figure 6-28. EMIRR vs Frequency

7 Detailed Description

7.1 Overview

The ALM2403-Q1 is a dual-power op amp qualified for use in automotive applications. Key features for this device are low offset voltage, high output current drive capability, and high FPBW capability. The device also offers protection features such as thermal shutdown and current limit. The 14-pin HTSSOP package minimizes board space and power dissipation.

7.2 Functional Block Diagram



Copyright © 2020 Texas Instruments Incorporated

7.3 Feature Description

7.3.1 Overtemperature and Shutdown Pin (OTF/SH_DN)

The overtemperature and shutdown pin, OTF/SH_DN, is bidirectional and allows both op amps to be put into a low I_Q state (approximately 200 µA per amplifier) when forced low or to less than V_{IL_OTF}. As a result of being bidirectional, and the respective enable and disable functionality, this pin must be pulled high or greater than V_{IH_OTF} through a pullup resistor. The use of a 10-kΩ pullup resistor leads to a drive current of approximately 210 µA when used with a pullup voltage of 3.3 V.

When the junction temperature of the ALM2403-Q1 exceeds the specified limits, OTF/SH_DN goes low to alert the application that both the outputs have turned off because of an overtemperature event.

When OTF/SH_DN is pulled low and the op amps are shut down, the op amps are in an open loop, even when there is negative feedback applied. This occurrence is due to the loss of the open-loop gain in the op amps when the biasing is disabled.

7.3.2 Thermal Shutdown

If the die temperature exceeds safe limits, all outputs are disabled, and the OTF/SH_DN pin is driven low. After the die temperature has fallen to a safe level, operation automatically resumes. The OTF/SH_DN pin is released after operation has resumed.

When operating the die at a high temperature, the op amp toggles on and off between the thermal shutdown hysteresis. In this event, the safe limits for the die temperature must be taken in to account. Do not continuously operate the device in thermal hysteresis for long periods of time.

7.3.3 Current-Limit and Short-Circuit Protection

Each op amp in the ALM2403-Q1 has separate internal current limiting for the PMOS (high-side) and NMOS (low-side) output transistors. If the output is shorted to ground, then the PMOS (high-side) current limit is activated, and limits the current to 500 mA nominally. If the output is shorted to supply, then the NMOS (low-side) current limit is activated and limits the current to 400 mA nominally at 25°C. The current limit value is inversely proportional to temperature; therefore, the current limit value increases at low temperatures.

When current is limited, the safe limits for the die temperature must be taken in to account. With too much power dissipation, the die temperature can surpass thermal shutdown limits; the op amp shuts down and reactivates after the die has fallen below thermal limits.

CAUTION

Do not continuously operate the device in thermal hysteresis for long periods of time because this action may cause irreversible damage to the device.

7.3.4 Input Common-Mode Range

The input common-mode range of the ALM2403-Q1 is between (V–) – 0.2 V and (V+) + 0.2 V. Staying within this range allows the op amps to perform and operate within specification. Operating beyond these limits can cause distortion and nonlinearities.

Copyright © 2020 Texas Instruments Incorporated

7.3.5 Reverse Body Diodes in Output-Stage Transistors

Designed as a high-voltage, high current operational amplifier, the ALM2403-Q1 delivers robust output drive capability. A class AB output stage with common-source transistors is used to achieve full rail-to-rail output swing capability. Different load conditions change the ability of the amplifier to swing close to the rails.

Each output transistor has internal reverse diodes between drain and source that conduct if the output is forced to greater than the supply or less than ground (reverse current flow). These diodes can be used as flyback protection in inductive-load-driving applications. Limit the use of these diodes to pulsed operation in order to minimize junction temperature overheating due to ($V_F \times I_F$). Internal current-limiting circuitry does not operate when current is flown in the reverse direction and the reverse diodes are active. A method to protect these reverse body diodes is shown in Section 8.2.2.1.2.

7.3.6 EMI Filtering

Op amps vary with regard to the susceptibility of the device to electromagnetic interference (EMI). If conducted EMI enters the op amp, the dc offset observed at the amplifier output may shift from the nominal value while EMI is present. This shift is a result of signal rectification associated with the internal semiconductor junctions. While all op-amp pin functions can be affected by EMI, the signal input pins are likely to be the most susceptible. The ALM2403-Q1 incorporates an internal input low-pass filter that reduces the amplifiers response to EMI. Both common-mode and differential mode filtering are provided by this filter.

Texas Instruments has developed the ability to accurately measure and quantify the immunity of an operational amplifier over a broad frequency spectrum extending from 10 MHz to 990 MHz. The EMI rejection ratio (EMIRR) metric allows op amps to be directly compared by the EMI immunity. Detailed information can also be found in the *EMI Rejection Ratio of Operational Amplifiers* application report, available for download from www.ti.com.

7.4 Device Functional Modes

7.4.1 Open-Loop and Closed-Loop Operation

As a result of the very-high, open-loop dc gain of the ALM2403-Q1, the device functions as a comparator in open loop for most applications. A majority of electrical characteristics are verified in negative feedback, closed-loop configurations. Certain dc electrical characteristics, like offset, may have a higher drift across temperature and lifetime when continuously operated in open loop over the lifetime of the device.

7.4.2 Shutdown

When the OTF/SH_DN pin is left floating or is grounded, the op amp shuts down to a low I_Q state and does not operate; the op amp outputs go to a high-impedance state.

Table 7-1. Shutdown Truth Table

PIN NAME	LOGIC STATE	OP AMP STATE
OTF/SH_DN	High (> VIH_OTF)	Operating
	Low (< VIL_OTF)	Shutdown (low I_Q state)

Copyright © 2020 Texas Instruments Incorporated

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The ALM2403-Q1 is a dual-power op amp with performance and protection features that are optimal for many applications. For op amps, there are many general design consideration that must be taken into account. The following subsections describe what to consider for most closed-loop applications. Section 8.2 gives a specific example of the ALM2403-Q1 being used in a resolver application.

8.1.1 Capacitive Load and Stability

The ALM2403-Q1 is designed for applications where driving a capacitive load is required. As with all op amps, specific instances can occur where the ALM2403-Q1 device can become unstable. The particular op-amp circuit configuration, layout, gain, and output loading are some of the factors to consider when establishing whether or not an amplifier is stable in operation. An op amp in a unity-gain (1-V/V) buffer configuration that drives a capacitive load exhibits a greater tendency to become unstable compared to an amplifier operated at a higher-noise gain. The capacitive load, in conjunction with the op-amp output resistance, creates a pole within the feedback loop that degrades the phase margin. The degradation of the phase margin increases as the capacitive loading increases. When operating in a unity-gain configuration, the ALM2403-Q1 remains stable with a pure capacitive load up to approximately 30 pF. Increasing the amplifier closed-loop gain allows the amplifier to drive increasingly larger capacitance. This increased capability is evident when observing the overshoot response of the amplifier at higher voltage gains.

One technique for increasing the capacitive load drive capability of the amplifier operating in a unity-gain configuration is to insert a small resistor (R_S; typically, 100 mΩ to 10 Ω) in series with the output, as shown in Figure 8-1. This resistor significantly reduces the overshoot and ringing associated with large capacitive loads.



Figure 8-1. Capacitive Load Drive

8.2 Typical Application

High-power ac and brushless dc (BLDC) motor-drive applications need position feedback to efficiently and accurately drive the motor. Position feedback can be achieved by using optical encoders, hall sensors, or resolvers. Resolvers are the main choice when environmental or longevity requirements are challenging and extensive.

A resolver acts as a transformer with one primary coil and two secondary coils. The primary coil, or excitation coil, is located on the rotor of the resolver. As the rotor of the resolver spins, the excitation coil induces a current into the sine and cosine sensing coils. These coils are oriented 90 degrees from one another, and the voltage from the sine and cosine coils is translated into a vector position by the microcontroller or resolver-to-digital converter chip.

Copyright © 2020 Texas Instruments Incorporated

Resolver excitation coils can have a very low dc resistance (< 100 Ω), requiring a sink and a source of up to 200 mA from the excitation driver. The ALM2403-Q1 can source and sink this current while providing current-limiting and thermal-shutdown protection. Incorporating these protections in a resolver design can increase the life of the end product.

The input to the ALM2403-Q1 can be an analog sine wave generated by the resolver-to-digital converter chip or a pulse-width modulation (PWM) signal generated from a microcontroller I/O pin. In the case of the latter, a filter stage is needed to extract a lower bandwidth sine wave from the PWM signal. This sine wave would then be the input signal to the ALM2403-Q1. As a result of high gain bandwidth, the ALM2403-Q1 can be configured as a filter stage while providing the required output drive. This configuration significantly reduces the total solution size and design complexity of the resolver-drive signal chain. The fundamental design steps to achieve this functionality are shown in this application example, and can be applied to other inductive-load applications as well.



Figure 8-2. Resolver-Based Application

8.2.1 Design Requirements

For this design example, use the parameters listed in Table 8-1 as the input parameters.

Table 8-1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Ambient temperature range	–40°C to +125°C
Available supply voltages	15 V
EMC capacitance (CL)	50 nF
Resolver excitation input voltage	7 V_{RMS}
Excitation frequency	10 kHz
PWM signal frequency	320 kHz
PWM signal amplitude	3.3 V
Functional safety capable	Yes
Short-to-battery protection	Yes

Copyright © 2020 Texas Instruments Incorporated

8.2.2 Detailed Design Procedure

When using the ALM2403-Q1 in a resolver application, determine:

- Resolver excitation input impedance or resistance and inductance: Z_O= 100 + j188; (R = 100 Ω and L = 3 mH)
- Resolver transformation ration (V_{EXC} / V_{SINCOS}): 0.5 V/V at 10 kHz
- Package and $R_{\theta JA}$: HTSSOP, 46.9°C/W
- Op amp maximum junction temperature: 150°C
- Op amp bandwidth: 21 MHz
- Op amp slew rate: 50 V/µS

8.2.2.1 Resolver Excitation Amplifier Combined With MFB 2nd-Order, Low-Pass Filter



Figure 8-3. Two-Pole MFB Filter

When designing a low-pass filter, the most important design criteria is to decide the corner frequency. In this design example, the resolver excitation frequency is 10 kHz and PWM frequency is 320 kHz. Thus, we want to make sure that the low-pass filter corner frequency is greater than 10 kHz, and there is maximum attenuation of harmonic interference generated from the PWM signal. Figure 8-3 shows a single channel of the ALM2403-Q1 configured as a 2-pole multiple feedback (MFB) filter with a –40 dB/decade rolloff. The MFB topology enables a steep rolloff while reducing BOM count. The output from this circuit is a sine wave that can then be inverted using the second channel of the ALM2403-Q1, as shown in Figure 8-2. Thus, both ALM2403-Q1 channels combined provide the required resolver excitation signal.

8.2.2.1.1 Filter Design

The corner frequency of the 2nd-order MFB filter is set to approximately twenty times less than the PWM frequency. The corner frequency defined at –3 dB is shown in Equation 1.

$$f_p = \frac{1}{2 \cdot \pi \cdot \sqrt{R_3 \cdot C_3 \cdot R_2 \cdot C_2}} \tag{1}$$

The 2nd-order MFB active filter uses an inverted input topology and the op amp gain is determined by the ratios of resistors R3 and R1:

$$\text{Gain} = -\frac{R_2}{R_1} \tag{2}$$

The gain settings are based on the output drive requirements and PWM signal amplitude. With different gain settings, filter characteristics, such as rolloff may change. The design must be fine tuned to meet optimal performance needs.

The quality (Q) factor of the low-pass filter is configured with Q = 1. The purpose of designing for this Q factor is to minimize attenuation around the corner frequency of 10 kHz, thus extending the pass-band gain. The Q factor of the 2nd-order MFB filter is given by Equation 3:

Copyright © 2020 Texas Instruments Incorporated

$$Q = \frac{\sqrt{C_2 / C_3}}{\sqrt{R_3 / R_2} + \sqrt{R_2 / R_3} + \sqrt{R_3 \cdot R_2} / R_1} \quad (3)$$

8.2.2.1.2 Short-to-Battery Protection

Resolver-based applications require the power op amp stage to provide the resolver excitation signal over long cables. In many applications, such as automotive traction inverters, the cables are housed in a harness and a short-circuit condition between different cables in the same harness may occur. In this situation, the output of the ALM2403-Q1 may see a higher voltage than provided at the positive supply pin. This condition causes the body diode in the output stage PMOS to become forward-biased and start conducting. As a precaution, use a blocking diode in series with the positive power supply, as shown in Figure 8-3.

8.2.2.2 Power Dissipation and Thermal Reliability

Power dissipation is critical to many industrial and automotive applications. Resolvers are typically chosen over other position feedback techniques because of reliability and accuracy in harsh conditions and high temperatures.

The ALM2403-Q1 is capable of high output current with power-supply voltages up to 24 V. Internal power dissipation increases when operating at high supply voltages. The power dissipated in the op amp (P_{OPA}) is calculated using Equation 4:

$$P_{OPA} = (V^+ - VO(X)) \times I_{OUT} = (V^+ - VO(X)) \times \frac{VO(X)}{R_L} \quad (4)$$

To calculate the worst-case power dissipation in the op amp, the ac and dc cases must be considered separately.

In the case of constant output current (dc) to a resistive load, the maximum power dissipation in the op amp occurs when the output voltage is half the positive supply voltage. This calculation assumes that the op amp is sourcing current from the positive supply to a grounded load. If the op amp sinks current from a grounded load, modify Equation 5 to include the negative supply voltage instead of the positive.

$$P_{OPA(MAX_DC)} = P_{OPA}\left(\frac{VO(X)}{2}\right) = \frac{(VO(X))^2}{4R_L} \quad (5)$$

The maximum power dissipation in the op amp for a sinusoidal output current (ac) to a resistive load occurs when the peak output voltage is 2/π times the supply voltage, given symmetrical supply voltages, as shown in Equation 6:

$$P_{OPA(MAX_AC)} = P_{OPA}\left(\frac{2VO(X)}{\pi}\right) = \frac{2 \cdot (VO(X))^2}{\pi^2 \cdot R_L} \quad (6)$$

After the total power dissipation is determined, the junction temperature at the worst expected ambient temperature case must be determined by using Equation 7:

$$T_{J(MAX)} = P_{OPA} \times R_{\theta JA} + T_{A(MAX)} \quad (7)$$

8.2.2.2.1 Improving Package Thermal Performance

The value of $R_{\theta JA}$ depends on the printed circuit board (PCB) layout. An external heat sink, a cooling mechanism such as a cold air fan, or both, can help reduce $R_{\theta JA}$, and thus improve device thermal capabilities. See TI's design support web page at www.ti.com/thermal for general guidance on improving device thermal performance.

Copyright © 2020 Texas Instruments Incorporated

8.2.3 Application Curves

The roll of characteristics and output waveform for the designed MFB filter are shown in Figure 8-4and Figure 8-5. The attenuation is specified in Table 8-2.



Figure 8-4. 2nd-Order MFB LP Filter AC Output Characteristics



Figure 8-5. 2nd-Order MFB LP Filter DC Output

Table 8-2. Signal Attenuation vs Frequency

2ND-ORDER MFB LPF FREQUENCY (kHz)	ATTENUATION (dB)
DC	9.54
10.0	9.7
15.3	–3
18.9	–6
30	–1
320	–45.8

9 Power Supply Recommendations

The ALM2403-Q1 is recommended for continuous operation from 5 V to 24 V (±2.5 V to ±12 V) for V_S, and many specifications apply from –40°C to +125°C.

Place 0.1-µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, see *Section 10.1*.

CAUTION

Supply voltages larger than 26 V can permanently damage the device (see *Section 6.1*).

Copyright © 2020 Texas Instruments Incorporated

10 Layout

10.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole, as well as the operational amplifier. Bypass capacitors are used to reduce the coupled noise by providing low impedance power sources local to the analog circuitry.
  - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close as possible to the device. A single bypass capacitor from V+ to ground is applicable for single-supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds, paying attention to the flow of the ground current. For more detailed information, see *Circuit Board Layout Techniques*.
- To reduce parasitic coupling, run the input traces as far away as possible from the supply or output traces. If keeping the traces separate is not possible, then cross the sensitive trace perpendicular, as opposed to in parallel with the noisy trace.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.

10.2 Layout Example

This layout does not verify optimum thermal impedance performance. See TI's design support web page at www.ti.com/thermal for general guidance on improving device thermal performance.



Figure 10-1. ALM2403-Q1 Layout Example

Copyright © 2020 Texas Instruments Incorporated

11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation see the following: *ALM2403-Q1 Evaluation Module* user's guide

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2020 Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
ALM2403QPWPRQ1	ACTIVE	HTSSOP	PWP	14	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	A2403Q	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ALM2403QPWPRQ1	HTSSOP	PWP	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ALM2403QPWPRQ1	HTSSOP	PWP	14	2000	853.0	449.0	35.0

PWP (R–PDSO–G14) PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <http://www.ti.com>.
E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
E. Falls within JEDEC MO–153

PowerPAD is a trademark of Texas Instruments.

PWP (R–PDSO–G14) PowerPAD™ SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206332–2/AO 01/16

NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments

PWP (R–PDSO–G14) PowerPAD™ PLASTIC SMALL OUTLINE



Center Power Pad Solder Stencil Opening		
Stencil Thickness	X	Y
0.1mm	2.5	2.65
0.127mm	2.31	2.46
0.152mm	2.15	2.3
0.178mm	2.05	2.15

4207609–2/W 09/15

NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>. Publication IPC–7351 is recommended for alternate designs.
E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC–7525 for other stencil recommendations.
F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated