

PM600CLA060

FLAT-BASE TYPE
INSULATED PACKAGE

PM600CLA060



FEATURE


- a) Adopting new 5th generation IGBT (CSTBT) chip, which performance is improved by 1 μ m fine rule process.
For example, typical $V_{ce(sat)}=1.8V$ @ $T_J=125^{\circ}C$
- b) I adopt the over-temperature conservation by T_J detection of CSTBT chip, and error output is possible from all each conservation upper and lower arm of IPM.
- 3 ϕ 600A, 600V Current-sense IGBT type inverter
- Monolithic gate drive & protection logic
- Detection, protection & status indication circuits for, short-circuit, over-temperature & under-voltage (Fo available from all arm devices)
- Acoustic noise-less 45kW/55kW class inverter application
- UL Recognized Yellow Card No.E80276(N)
File No.E80271

APPLICATION

General purpose inverter, servo drives and other motor controls

PACKAGE OUTLINES

Dimensions in mm



The schematic diagram shows six identical input modules arranged horizontally, labeled WN, WP, VN, VP, UN, and UP from left to right. Each module has four input pins at the top: \$V_{WNC}\$, \$W_{NFO}\$, \$V_{WN1}\$ for WN; \$V_{WPC}\$, \$W_{PFO}\$, \$V_{WP1}\$ for WP; \$V_{VNC}\$, \$V_{NFO}\$, \$V_{VN1}\$ for VN; \$V_{VPC}\$, \$V_{PFO}\$, \$V_{VP1}\$ for VP; \$V_{UNC}\$, \$U_{NFO}\$, \$V_{UN1}\$ for UN; and \$V_{UPC}\$, \$U_{PFO}\$, \$V_{UP1}\$ for UP. A dashed horizontal line runs through all input pins. Inside each module, there is a front-end circuit consisting of a 1.5k resistor and two diodes. Below this is a central processing block with four input pins (\$Gnd\$, \$In\$, \$Fo\$, \$Vcc\$) and four output pins (\$Gnd\$, \$Si\$, \$Out\$, \$OT\$). The \$OT\$ pin of each module is connected to a common ground line at the bottom. The \$Si\$ and \$Out\$ pins are connected to a common signal line at the bottom. The \$In\$ and \$Fo\$ pins are connected to a common power supply line at the bottom.

Symbol	Parameter	Condition	Ratings	Unit
V _{CE}	Collector-Emitter Voltage	V _D = 15V, V _{CIN} = 15V	600	V
±I _C	Collector Current	T _C = 25°C	600	A
±I _{CP}	Collector Current (Peak)	T _C = 25°C	1200	A
P _C	Collector Dissipation	T _C = 25°C (Note-1)	1785	W
T _j	Junction Temperature		-20 ~ +150	°C

Symbol	Parameter	Condition	Ratings	Unit
V _D	Supply Voltage	Applied between : V _{UP1-VUPC} , V _{VP1-VVPC} , V _{WP1-VWPC} V _{UN1-VUNC} , V _{VN1-VVNC} , V _{WN1-VWNC}	20	V
V _{CIN}	Input Voltage	Applied between : U _{P-VUPC} , V _{P-VVPC} , W _{P-VWPC} U _{N-VUNC} , V _{N-VVNC} , W _{N-VWNC}	20	V
V _{FO}	Fault Output Supply Voltage	Applied between : U _{PFO-VUPC} , V _{PFO-VVPC} , W _{PFO-VWPC} U _{NFO-VUNC} , V _{NFO-VVNC} , W _{NFO-VWNC}	20	V
I _{FO}	Fault Output Current	Sink current at U _{PFO} , V _{PFO} , W _{PFO} , U _{NFO} , V _{NFO} , W _{NFO} terminals	20	mA

PM600CLA060**FLAT-BASE TYPE
INSULATED PACKAGE****TOTAL SYSTEM**

Symbol	Parameter	Condition	Ratings	Unit
V _{CC(prot)}	Supply Voltage Protected by SC	V _D = 13.5 ~ 16.5V, Inverter Part, T _j = +125°C Start	400	V
V _{CC(surge)}	Supply Voltage (Surge)	Applied between : P-N, Surge value	500	V
T _{stg}	Storage Temperature		-40 ~ +125	°C
V _{iso}	Isolation Voltage	60Hz, Sinusoidal, Charged part to Base, AC 1 min.	2500	V _{rms}


THERMAL RESISTANCES

Symbol	Parameter	Condition	Limits			Unit
			Min.	Typ.	Max.	
R _{th(j-c)Q}	Junction to case Thermal	Inverter IGBT (per 1 element) (Note-1)	—	—	0.07	°C/W
R _{th(j-c)F}	Resistances	Inverter FWDi (per 1 element) (Note-1)	—	—	0.11	
R _{th(c-f)}	Contact Thermal Resistance	Case to fin, (per 1 module) Thermal grease applied (Note-1)	—	—	0.014	

(Note-1) T_c measurement point is just under the chip.If you use this value, R_{th(f-a)} should be measured just under the chips.Table 1: T_c (under the chip) measurement point is below.

(Unit : mm)

arm axis	UP		VP		WP		UN		VN		WN	
	IGBT	FWDi	IGBT	FWDi	IGBT	FWDi	IGBT	FWDi	IGBT	FWDi	IGBT	FWDi
X	30.5	20.4	80.5	70.4	130.5	120.4	19.4	29.6	69.4	79.6	119.4	129.6
Y	82.8	82.8	82.8	82.8	82.8	82.8	27.2	27.2	27.2	27.2	27.2	27.2

**ELECTRICAL CHARACTERISTICS** (T_j = 25°C, unless otherwise noted)**INVERTER PART**

Symbol	Parameter	Condition	Limits			Unit
			Min.	Typ.	Max.	
V _{CE(sat)}	Collector-Emitter Saturation Voltage	V _D = 15V, I _C = 600A V _{CIN} = 0V (Fig. 1)	—	1.7	2.2	V
		T _j = 25°C T _j = 125°C	—	1.8	2.3	
V _{EC}	FWDi Forward Voltage	-I _C = 600A, V _D = 15V, V _{CIN} = 15V (Fig. 2)	—	2.6	3.7	V
t _{on}	Switching Time	V _D = 15V, V _{CIN} = 0V↔15V V _{CC} = 300V, I _C = 600A T _j = 125°C Inductive Load (Fig. 3, 4)	0.5	1.0	2.4	μs
t _{rr}			—	0.2	0.4	
t _{c(on)}			—	0.4	1.0	
t _{off}			—	2.2	3.5	
t _{c(off)}			—	0.6	1.1	
I _{CES}	Collector-Emitter Cutoff Current	V _{CE} = V _{CES} , V _{CIN} = 15V (Fig. 5)	—	—	1	mA
		T _j = 25°C T _j = 125°C	—	—	10	

PM600CLA060

FLAT-BASE TYPE
INSULATED PACKAGE

CONTROL PART

Symbol	Parameter	Condition		Limits			Unit
				Min.	Typ.	Max.	
Id	Circuit Current	VD = 15V, Vcin = 15V	V*N1-V*NC	—	20	27	mA
			V*P1-V*PC	—	20	27	
Vth(ON)	Input ON Threshold Voltage	Applied between : UP-VUPC, VP-VVPC, WP-VWPC UN-VUNC, VN-VVNC, WN-VWNC		1.2	1.5	1.8	V
Vth(OFF)	Input OFF Threshold Voltage			1.7	2.0	2.3	
SC	Short Circuit Trip Level	-20 ≤ Tj ≤ 125°C, VD = 15V (Fig. 3,6)		1200	—	—	A
toff(SC)	Short Circuit Current Delay Time	VD = 15V (Fig. 3,6)		—	0.2	—	μs
OT	Over Temperature Protection	VD = 15V	Trip level	135	145	—	°C
OTr		Detect Tj of IGBT chip	Reset level	—	125	—	
UV	Supply Circuit Under-Voltage Protection	-20 ≤ Tj ≤ 125°C	Trip level	11.5	12.0	12.5	V
UVr			Reset level	—	12.5	—	
IFO(H)	Fault Output Current	VD = 15V, VFO = 15V (Note-2)	—	—	0.01	mA	
IFO(L)			—	10	15		
tFO	Minimum Fault Output Pulse Width	VD = 15V (Note-2)		1.0	1.8	—	ms

(Note-2) Fault output is given only when the internal SC, OT & UV protections schemes of either upper or lower arm device operate to protect it.

MECHANICAL RATINGS AND CHARACTERISTICS

Symbol	Parameter	Condition	Limits			Unit
			Min.	Typ.	Max.	
—	Mounting torque	Main terminal screw : M6	3.5	4.0	4.5	N • m
—	Mounting torque	Mounting part screw : M5	2.5	3.0	3.5	N • m
—	Weight	—	—	1250	—	g

RECOMMENDED CONDITIONS FOR USE

Symbol	Parameter	Condition	Recommended value	Unit
V _{CC}	Supply Voltage	Applied across P-N terminals	≤ 400	V
V _D	Control Supply Voltage	Applied between : VUP1-VUPC, VVP1-VVPC, VWP1-VWPC VUN1-VUNC, VVN1-VVNC, VWN1-VWNC (Note-3)	15 ± 1.5	V
V _{CIN(ON)}	Input ON Voltage	Applied between : UP-VUPC, VP-VVPC, WP-VWPC UN-VUNC, VN-VVNC, WN-VWNC	≤ 0.8	V
V _{CIN(OFF)}	Input OFF Voltage		≥ 9.0	
f _{PWM}	PWM Input Frequency	Using Application Circuit of Fig. 8	≤ 20	kHz
t _{dead}	Arm Shoot-through Blocking Time	For IPM's each input signals (Fig. 7)	≥ 3.0	μs

(Note-3) With ripple satisfying the following conditions: dv/dt swing ≤ ±5V/μs, Variation ≤ 2V peak to peak

PM600CLA060

FLAT-BASE TYPE
INSULATED PACKAGE

PRECAUTIONS FOR TESTING

- Before applying any control supply voltage (V_D), the input terminals should be pulled up by resistors, etc. to their corresponding supply voltage and each input signal should be kept off state.
After this, the specified ON and OFF level setting for each input signal should be done.
- When performing "SC" tests, the turn-off surge voltage spike at the corresponding protection operation should not be allowed to rise above V_{CES} rating of the device.
(These test should not be done by using a curve tracer or its equivalent.)




Fig. 1 $V_{CE(sat)}$ Test





Fig. 2 V_{EC} Test

a) Lower Arm Switching



b) Upper Arm Switching




Fig. 3 Switching time and SC test circuit




Fig. 4 Switching time test waveform




Fig. 5 I_{CES} Test





Fig. 6 SC test waveform



1.5V: Input on threshold voltage $V_{th(on)}$ typical value, 2V: Input off threshold voltage $V_{th(off)}$ typical value

Fig. 7 Dead time measurement point example

PM600CLA060

FLAT-BASE TYPE
INSULATED PACKAGE




Fig. 8 Application Example Circuit

NOTES FOR STABLE AND SAFE OPERATION ;


- Design the PCB pattern to minimize wiring length between opto-coupler and IPM's input terminal, and also to minimize the stray capacity between the input and output wirings of opto-coupler.
- Connect low impedance capacitor between the Vcc and GND terminal of each fast switching opto-coupler.
- Fast switching opto-coupler: $t_{PLH}, t_{PHL} \leq 0.8\mu s$, Use High CMR type.
- Slow switching opto-coupler: CTR > 100%
- Use 6 isolated control power supplies (VD). Also, care should be taken to minimize the instantaneous voltage charge of the power supply.
- Make inductance of DC bus line as small as possible, and minimize surge voltage using snubber capacitor between P and N terminal.
- Use line noise filter capacitor (ex. 4.7nF) between each input AC line and ground to reject common-mode noise from AC line and improve noise immunity of the system.

PM600CLA060


FLAT-BASE TYPE
INSULATED PACKAGE

PERFORMANCE CURVES


OUTPUT CHARACTERISTICS
(TYPICAL)




COLLECTOR-EMITTER SATURATION
VOLTAGE (VS. I_c) CHARACTERISTICS
(TYPICAL)




COLLECTOR-EMITTER SATURATION
VOLTAGE (VS. V_d) CHARACTERISTICS
(TYPICAL)




SWITCHING TIME CHARACTERISTICS
(TYPICAL)



SWITCHING TIME CHARACTERISTICS
(TYPICAL)



SWITCHING LOSS CHARACTERISTICS
(TYPICAL)



PM600CLA060

FLAT-BASE TYPE
INSULATED PACKAGE

