













#### SN65HVD3082E, SN75HVD3082E, SN65HVD3085E, SN65HVD3088E

SLLS562J - AUGUST 2009 - REVISED OCTOBER 2017

# SNx5HVD308xE Low-Power RS-485 Transceivers, Available in a Small MSOP-8 Package

#### 1 Features

- · Available in a Small MSOP-8 Package
- Meets or Exceeds the Requirements of the TIA/EIA-485A Standard
- Low Quiescent Power
  - 0.3-mA Active Mode
  - 1-nA Shutdown Mode
- 1/8 Unit Load up to 256 Nodes on a Bus
- · Bus-Pin ESD Protection up to 15 kV
- Industry-Standard SN75176 Footprint
- Failsafe Receiver (Bus Open, Bus Shorted, Bus Idle)
- Glitch-Free Power-Up and Power-Down Bus Inputs and Outputs

# 2 Applications

- · Energy Meter Networks
- Motor Control
- Power Inverters
- Industrial Automation
- Building Automation Networks
- Battery-Powered Applications
- · Telecommunications Equipment

## 3 Description

The SNx5HVD308xE devices are half-duplex transceivers designed for RS-485 data bus networks. Powered by a 5-V supply, they are fully compliant with TIA/EIA-485A standard. With controlled transition times, these devices are suitable for transmitting data over long twisted-pair cables. SN65HVD3082E and SN75HVD3082E devices are optimized for signaling rates up to 200 kbps. The SN65HVD3085E device is suitable for data transmission up to 1 Mbps, whereas SN65HVD3088E device is suitable applications that require signaling rates up to 20 Mbps.

These devices are designed to operate with very low supply current, typically 0.3 mA, exclusive of the load. When in the inactive-shutdown mode, the supply current drops to a few nanoamps, which makes these devices ideal for power-sensitive applications.


The wide common-mode range and high ESDprotection levels of these devices makes them suitable for demanding applications such as energy meter networks, electrical inverters, status and command signals across telecom racks, cabled chassis interconnects, and industrial automation networks where noise tolerance is essential. These devices match the industry-standard footprint of the SN75176 device. Power-on-reset circuits keep the outputs in a high-impedance state until the supply voltage has stabilized. A thermal-shutdown function protects the device from damage due to system fault conditions. The SN75HVD3082E is characterized for operation from 0°C to 70°C and SN65HVD308xE are characterized for operation from -40°C to 85°C air temperature. The D package version of the SN65HVD3082E has been characterized for operation from -40°C to 105°C.

#### Device Information<sup>(1)</sup>

201100 11110111111111111							
PART NUMBER	SER PACKAGE BODY SIZE (NON						
SN65HVD3082E SN65HVD3088E	SOIC (8)	4.90 mm × 3.91 mm					
	VSSOP (8)	3.00 mm × 3.00 mm					
CHOCHVECCOL	PDIP (8)	9.81 mm × 6.35 mm					
SN75HVD3082E	SOIC (8)	4.90 mm × 3.91 mm					
SN65HVD3085E	VSSOP (8)	3.00 mm × 3.00 mm					

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Simplified Schematic





Ta	h	Ωf	$C_{\Delta}$	nte	nte
ıα	v	OI.	CU	HLE	HLS

1	Features	1		8.3 Feature Description	14
2	Applications	1		8.4 Device Functional Modes	14
3	Description		9	Application and Implementation	16
4	Revision History			9.1 Application Information	16
5	Pin Configuration and Functions			9.2 Typical Application	16
6	Specifications		10	Power Supply Recommendations	20
·	6.1 Absolute Maximum Ratings		11	Layout	20
	6.2 ESD Ratings			11.1 Layout Guidelines	20
	6.3 Recommended Operating Conditions			11.2 Layout Example	20
	6.4 Thermal Information			11.3 Thermal Considerations for IC Packages	21
	6.5 Electrical Characteristics: Driver		12	Device and Documentation Support	22
	6.6 Electrical Characteristics: Receiver			12.1 Device Support	<mark>2</mark> 2
	6.7 Power Characteristics			12.2 Related Links	<mark>2</mark> 2
	6.8 Switching Characteristics: Driver	6		12.3 Receiving Notification of Documentation Updat	es 22
	6.9 Switching Characteristics: Receiver			12.4 Community Resources	22
	6.10 Typical Characteristics			12.5 Trademarks	<mark>2</mark> 2
7	Parameter Measurement Information			12.6 Electrostatic Discharge Caution	22
8	Detailed Description			12.7 Glossary	<mark>2</mark> 2
Ŭ	8.1 Overview		13	Mechanical, Packaging, and Orderable	
	8.2 Functional Block Diagram			Information	23
OTE	Revision History E: Page numbers for previous revisions may diffe		ge numb		Dogo
OTI han	E: Page numbers for previous revisions may diffe ges from Revision I (September 2016) to Rev	vision J			<b>Page</b> 18
han C	ges from Revision I (September 2016) to Revisions May differed as 1 on the V <sub>CC</sub> pin in Figure 25 ges from Revision H (August 2015) to Revision	vision J			
han C han	ges from Revision I (September 2016) to Revisions May differ ges from Revision I (September 2016) to Revision Banged 3.3 V to 5 V on the V <sub>CC</sub> pin in Figure 25 ges from Revision H (August 2015) to Revision dided text to the <i>Description</i> , "The D package vertical processes of the processes of th	ion I	e SN65H		18
C C C C C C C	ges from Revision I (September 2016) to Revisions May differ to Revision I (September 2016) to Revision Best from Revision I (September 2016) to Revision Best from Revision H (August 2015) to Revision Hanged the Operating free-air temperature for S	ion I ersion of the	e SN65H	IVD3082E has been characterized for operation	18 Page
Chan A fr	ges from Revision I (September 2016) to Revisions May differ to Revision I (September 2016) to Revision Best from Revision I (September 2016) to Revision Best from Revision H (August 2015) to Revision Hanged the Operating free-air temperature for S	ion I ersion of the	e SN65H	IVD3082E has been characterized for operation package) From: MAX = 85°C To: 105°C in	18 Page
Chan A fr. C R	ges from Revision I (September 2016) to Revisions May differed as a V to 5 V on the V <sub>CC</sub> pin in Figure 25 ges from Revision H (August 2015) to Revision G (May 2009) to Revision H (August 2009) to R	ion I ersion of the SN65HVD30 H ESD Rating Power Supp	e SN65H	IVD3082E has been characterized for operation  package) From: MAX = 85°C To: 105°C in  Feature Description section, Device Functional	Page
Chan Afr C Chan Afr A A A A A A A A A	ges from Revision I (September 2016) to Revisions May differ ges from Revision I (September 2016) to Revision Hanged 3.3 V to 5 V on the V <sub>CC</sub> pin in Figure 25 ges from Revision H (August 2015) to Revision deded text to the Description, "The D package ver and an adversarial temperature for Secommended Operating Conditions ges from Revision G (May 2009) to Revision deded Pin Configuration and Functions section, End Documentation Support section, and Mechanical Mechanical Support section, and Mechanical Section Section, and Mechanical Section, and Mechanical Section Section, and Mechanical Section Section, and Mechanical Section Section Section, and Mechanical Section Section Section, and Mechanical Section Sec	ion I ersion of the SN65HVD30 H ESD Rating Power Supplical, Packa	e SN65H	IVD3082E has been characterized for operation  package) From: MAX = 85°C To: 105°C in  Feature Description section, Device Functional ommendations section, Layout section, Device	18 Page 1
Chan A fr. Chan A fr. Chan A n A	ges from Revision I (September 2016) to Revisions May differ ges from Revision I (September 2016) to Revision Hanged 3.3 V to 5 V on the V <sub>CC</sub> pin in Figure 25 ges from Revision H (August 2015) to Revision dided text to the Description, "The D package ver and an adversarial temperature for Secommended Operating free-air temperature for Secommended Operating Conditions ges from Revision G (May 2009) to Revision dided Pin Configuration and Functions section, Endodes, Application and Implementation section, and Documentation Support section, and Mechanic geleted Dissipation Ratings table	ion I ersion of the SN65HVD30 H ESD Rating Power Supplical, Packa	e SN65H	IVD3082E has been characterized for operation  package) From: MAX = 85°C To: 105°C in  Feature Description section, Device Functional ammendations section, Layout section, Device and Orderable Information section	Page Page 1
Chan Afrece Chan An	ges from Revision I (September 2016) to Revisions May different and September 2016) to Revision I (September 2016) to Revision I (September 2016) to Revision I (September 2016) to Revision I (August 2015) to Revision I (August	ion I ersion of the SN65HVD30  H ESD Rating Power Supplical, Packal	e SN65H	IVD3082E has been characterized for operation  package) From: MAX = 85°C To: 105°C in  Feature Description section, Device Functional ammendations section, Layout section, Device and Orderable Information section	Page 18 Page 1
Chan Afrece Chan An	ges from Revision I (September 2016) to Revisions May different and September 2016) to Revision I (September 2016) to Revision I (September 2016) to Revision I (September 2016) to Revision I (August 2015) to Revision I (August	ion I ersion of the SN65HVD30  H ESD Rating Power Supplical, Packal	e SN65H	IVD3082E has been characterized for operation  package) From: MAX = 85°C To: 105°C in  Feature Description section, Device Functional ammendations section, Layout section, Device and Orderable Information section	Page Page  Page  18


Changes from Revision F (March 2009) to Revision G

**Page** 



# 5 Pin Configuration and Functions

D, P, and DGK Packages 8-Pin SOIC, VSSOP, and PDIP Top View



#### **Pin Functions**

PIN		TYPE	DESCRIPTION
NAME	NO.	ITPE	DESCRIPTION
Α	6	Bus input/output	Driver output or receiver input (complementary to B)
В	7	Bus input/output	Driver output or receiver input (complementary to A)
D	4	Digital input	Driver data input
DE	3	Digital input	Driver enable, active high
GND	5	Reference potential	Local device ground
R	1	Digital output	Receive data output
RE	2	Digital input	Receiver enable, active low
V <sub>CC</sub>	8	Supply	4.5-V to 5.5-V supply

# 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range unless otherwise noted<sup>(1)</sup> (2)

	MIN	MAX	UNIT
Supply voltage, V <sub>CC</sub>	-0.5	7	٧
Voltage at A or B	-9	14	V
Voltage at any logic pin	-0.3	$V_{CC} + 0.3$	V
Receiver output current	-24	24	mA
Voltage input, transient pulse, A and B, through 100 $\Omega$ (see Figure 20)	-50	50	٧
Junction Temperature, T <sub>J</sub>		170	°C
Storage temperature, T <sub>stg</sub>		150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 6.2 ESD Ratings

				VALUE	UNIT
	Human body model (HBM), per ANSI/ESDA/JEDEC JS-	Bus pins and GND	±15000		
.,	Electrostatic	001 <sup>(1)</sup>	All pins	±4000	\/
V <sub>(ESD)</sub> discharge	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>			V
		Electrical Fast Transient/Burst, A, B, and GND <sup>(3)</sup>		±4000	

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(3) Tested in accordance with IEC 61000-4-4.

<sup>(2)</sup> All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# 6.3 Recommended Operating Conditions

over operating free-air temperature range unless otherwise noted (1)

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.5		5.5	V
Voltage at any bus terminal (separate	tely or common mode) , V <sub>I</sub>	-7		12	V
High-level input voltage (D, DE, or F	RE inputs), V <sub>IH</sub>	2		$V_{CC}$	V
Low-level input voltage (D, DE, or R	E inputs), V <sub>IL</sub>	0		0.8	V
Differential input voltage, V <sub>ID</sub>		-12		12	V
Output surrent I	Driver	-60		60	A
Output current, I <sub>O</sub>	Receiver	-8		8	mA
Differential load resistance, R <sub>L</sub>		54	60		Ω
	SN65HVD3082E, SN75HVD3082E			0.2	
Signaling rate, 1/t <sub>UI</sub>	SN65HVD3085E			1	Mbps
	SN65HVD3088E			20	
	SN65HVD3082E (D package)	-40		105	
Operating free-air temperature, T <sub>A</sub>	SN65HVD3082E (DGK and P packages), SN65HVD3085E, SN65HVD3088E	-40		85	°C
	SN75HVD3082E	0		70	
Junction temperature, T <sub>J</sub>		-40		130	°C

<sup>(1)</sup> The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

#### 6.4 Thermal Information

	(1)		, SN75HVD3082E, E, SN65HVD3088E	SN65HVD3082E, SN65HVD3088E	
THERMAL METRIC <sup>(1)</sup>		D (SOIC)	DGK (VSSOP)	P (PDIP)	UNIT
		8 PINS	8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	130	180	70	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	80	66	80	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	55	110	40	°C/W
ΤιΨ	Junction-to-top characterization parameter	7.9	4.6	17.6	°C/W
ΨЈВ	Junction-to-board characterization parameter	47	73.1	28.3	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

Submit Documentation Feedback

Copyright © 2009–2017, Texas Instruments Incorporated



#### 6.5 Electrical Characteristics: Driver

over recommended operating conditions unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
	200	I <sub>O</sub> = 0, No Load	3	4.3		
15.7		$R_L = 54 \Omega$ (see Figure 8)	1.5	2.3		, ,
$ V_{OD} $	Differential output voltage	$R_L = 100 \Omega$	2			V
		V <sub>TEST</sub> = -7 V to 12 V (see Figure 9)	1.5			
$\Delta  V_{OD} $	Change in magnitude of differential output voltage	See Figure 8 and Figure 9	-0.2	0	0.2	V
V <sub>OC(SS)</sub>	Steady-state common-mode output voltage	Con Figure 40	1	2.6	3	V
$\Delta V_{OC(SS)}$	Change in steady-state common-mode output voltage	See Figure 10	-0.1	0	0.1	V
V <sub>OC(PP)</sub>	Peak-to-peak common-mode output voltage	See Figure 10		500		mV
I <sub>OZ</sub>	High-impedance output current	See receiver input currents in <i>Electrical Characteristics: Receiver</i>				
I <sub>I</sub>	Input current	D, DE	-100		100	μΑ
los	Short-circuit output current	-7 V ≤ V <sub>O</sub> ≤ 12 V (see Figure 14)	-250		250	mA

<sup>(1)</sup> All typical values are at 25°C and with a 5-V supply.

#### 6.6 Electrical Characteristics: Receiver

over recommended operating conditions unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IT+</sub>	Positive-going differential input threshold voltage	I <sub>O</sub> = -8 mA		-85	-10	mV
V <sub>IT</sub>	Negative-going differential input threshold voltage	I <sub>O</sub> = 8 mA	-200	-115		mV
V <sub>hys</sub>	Hysteresis voltage (V <sub>IT+</sub> – V <sub>IT-</sub> )			30		mV
$V_{OH}$	High-level output voltage	$V_{ID} = 200 \text{ mV}, I_{OH} = -8 \text{ mA (see Figure 15)}$	4	4.6		V
V <sub>OL</sub>	Low-level output voltage	$V_{ID} = -200 \text{ mV}, I_O = 8 \text{ mA (see Figure 15)}$		0.15	0.4	V
l <sub>OZ</sub>	High-impedance-state output current	$V_O = 0$ or $V_{CC}$ , $\overline{RE} = V_{CC}$	-1		1	μΑ
		V <sub>IH</sub> = 12 V, V <sub>CC</sub> = 5 V		0.04	0.1	
	Due input suggest	V <sub>IH</sub> = 12 V, V <sub>CC</sub> = 0 V		0.06	0.125	A
Ц	Bus input current	$V_{IH} = -7 \text{ V}, V_{CC} = 5 \text{ V}$	-0.1	-0.04		mA
		$V_{IH} = -7 \text{ V}, V_{CC} = 0 \text{ V}$	-0.05	-0.03		
I <sub>IH</sub>	High-level input current, (RE)	V <sub>IH</sub> = 2 V	-60	-30		μΑ
I <sub>IL</sub>	Low-level input current, (RE)	V <sub>IL</sub> = 0.8 V	-60	-30		μΑ
C <sub>diff</sub>	Differential input capacitance	V <sub>I</sub> = 0.4 sin (4E6πt) + 0.5 V, DE at 0 V		7		pF

<sup>(1)</sup> All typical values are at 25°C and with a 5-V supply.



#### 6.7 Power Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDI	TIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
I <sub>cc</sub>	Driver and receiver enabled	$\frac{D}{RE}$ at V <sub>CC</sub> or open, DE at V <sub>CC</sub> , RE at 0 V, No load			425	900	μΑ
	Driver enabled, receiver disabled	$\frac{D}{RE}$ at $V_{CC}$ or open, DE at $V_{CC}$ , RE at $V_{CC}$ , No load			330	600	μΑ
	Receiver enabled, driver disabled	D at V <sub>CC</sub> or open, DE at 0 V, RE at 0 V, No load		300	600	μA	
	Driver and receiver disabled	$\frac{D \text{ at V}_{CC}}{RE}$ or open, DE at 0 V,			0.001	2	μA
		Input to D is a 50% duty	ALL HVD3082E			203	
P <sub>(AVG)</sub>	Average power dissipation	cycle square wave at max specified signal rate	ALL HVD3085E			205	mW
F(AVG)		$R_L = 54 \Omega V_{CC} = 5.5 V, T_J = 130$ °C	ALL HVD3088E			276	

<sup>(1)</sup> All typical values are at 25°C and with a 5-V supply.

# 6.8 Switching Characteristics: Driver

over recommended operating conditions unless otherwise noted

	PARAMETER	TEST CONDITION	ONS	MIN	TYP	MAX	UNIT
			HVD3082E		700	1300	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay time, low-to-high-level output $R_L = 54 \Omega$ , $C_L = 100$ Propagation delay time, high-to-low-level output (see Figure 11)		HVD3085E		150	500	ns
THL	ropagation dolay time, mgir to low lover output	(GGG Figure 11)	HVD3088E		12	20	
	D''		HVD3082E	500	900	1500	
t <sub>r</sub> t <sub>f</sub>	Differential output signal rise time Differential output signal fall time	$R_L = 54 \Omega$ , $C_L = 50 pF$ (see Figure 11)	HVD3085E		200	300	ns
٩	Dinordinal datpar digital fair time	(GGG Figure FF)	HVD3088E		7	15	
	Pulse skew ( t <sub>PHL</sub> – t <sub>PLH</sub>  )		HVD3082E		20	200	
t <sub>sk(p)</sub>		$R_L = 54 \Omega$ , $C_L = 50 pF$ (see Figure 11)	HVD3085E		5	50	ns
			HVD3088E		1.4	2	
	Propagation delay time, high-impedance-to-	$R_1 = 110 \Omega$ , $\overline{RE}$ at 0 V	HVD3082E		2500	7000	
t <sub>PZH</sub>	high-level output Propagation delay time, high-impedance-to-low-	(see Figure 12 and	HVD3085E		1000	2500	ns
ΨZL	level output	Figure 13)	HVD3088E		13	30	
	Propagation delay time, high-level-to-high-	$R_L = 110 \Omega$ , $\overline{RE}$ at 0 V	HVD3082E		80	200	
t <sub>PHZ</sub>	impedance output Propagation delay time, low-level-to-high-	(see Figure 12 and	HVD3085E		60	100	ns
t <sub>PLZ</sub>	impedance output	Figure 13)	HVD3088E		12	30	
	Propagation delay time, shutdown-to-high-level		HVD3082E		3500	7000	
t <sub>PZH</sub> (SHDN)	output Propagation delay time, shutdown-to-low-level	$R_L = 110 \Omega$ , $\overline{RE}$ at $V_{CC}$ (see Figure 12)	HVD3085E		2500	4500	ns
<sup>t</sup> PZL(SHDN)	output	(SCC Figure 12)	HVD3088E		1600	2600	

Submit Documentation Feedback

Copyright © 2009–2017, Texas Instruments Incorporated





# 6.9 Switching Characteristics: Receiver

over recommended operating conditions unless otherwise noted

	PARAMETER	TEST COND	TIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high- level output		HVD3082E HVD3085E		75	200	ns
	level output		HVD3086E			100	
t <sub>PHL</sub>	Propagation delay time, high-to-low-	C <sub>L</sub> = 15 pF (see	HVD3082E HVD3085E		79	200	ns
	level output	Figure 16)	HVD3088E			100	
t <sub>sk(p)</sub>	Pulse skew ( t <sub>PHL</sub> - t <sub>PLH</sub>  )		HVD3082E HVD3085E		4	30	ns
σn(p)	(, , , , , , , , , , , , , , , , , , ,		HVD3088E			10	
t <sub>r</sub>	Output signal rise time	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V},$	•		1.5	3	ns
t <sub>f</sub>	Output signal fall time	$C_L = 15 \text{ pF (see Figure } $	16)		1.8	3	ns
t <sub>PZH</sub>	Output enable time to high level		HVD3082E HVD3085E		5	50	ns
			HVD3088E			30	
t <sub>PZL</sub>	Output enable time to low level	C <sub>L</sub> = 15 pF,	HVD3082E HVD3085E		10	50	ns
		DE at 3 V	HVD3088E			30	
t <sub>PHZ</sub>	Output enable time from high level	(see Figure 17 and Figure 18)	HVD3082E HVD3085E		5	50	ns
			HVD3088E			30	
t <sub>PLZ</sub>	Output disable time from low level		HVD3082E HVD3085E	8		50	ns
	-		HVD3088E			30	
t <sub>PZH(SHDN)</sub>	Propagation delay time, shutdown-to-high-level output	C <sub>L</sub> = 15 pF, DE at 0 V,			1600	3500	ns
t <sub>PZL(SHDN)</sub>	Propagation delay time, shutdown-to-low-level output	(see Figure 19)			1700	3500	ns



## 6.10 Typical Characteristics




Figure 1. Bus Input Current versus Bus Input Voltage




Figure 2. SN65HVD3082E RMS Supply Current versus Signaling Rate




Figure 3. SN65HVD3085E RMS Supply Current versus Signaling Rate




Figure 4. SN65HVD3088E RMS Supply Current versus Signal Rate




Figure 5. Driver Differential Output Voltage versus Driver Output Current





Figure 6. Receiver Output Voltage versus Differential Input Voltage



# **Typical Characteristics (continued)**





#### 7 Parameter Measurement Information

Test load capacitance includes probe and jig capacitance (unless otherwise specified). Signal generator characteristics: rise and fall time < 6 ns, pulse rate 100 kHz, 50% duty cycle.  $Z_{O}$  = 50  $\Omega$  (unless otherwise specified).




Figure 8. Driver Test Circuit, V<sub>OD</sub> and V<sub>OC</sub> Without Common-Mode Loading




Figure 9. Driver Test Circuit, VoD With Common-Mode Loading




Figure 10. Driver Voc Test Circuit and Waveforms




Figure 11. Driver Switching Test Circuit and Waveforms



## **Parameter Measurement Information (continued)**




Figure 12. Driver Enable and Disable Test Circuit and Waveforms, High Output




Figure 13. Driver Enable and Disable Test Circuit and Waveforms, Low Output




Figure 14. Driver Short-Circuit




Figure 15. Receiver Switching Test Circuit and Waveforms




Figure 16. Receiver Switching Test Circuit and Waveforms



# **Parameter Measurement Information (continued)**




Figure 17. Receiver Enable and Disable Test Circuit and Waveforms, Data Output High




Figure 18. Receiver Enable and Disable Test Circuit and Waveforms, Data Output Low




Figure 19. Receiver Enable From Shutdown Test Circuit and Waveforms



# **Parameter Measurement Information (continued)**




Figure 20. Test Circuit and Waveforms, Transient Overvoltage Test




Figure 21. Equivalent Input and Output Schematic Diagrams




## 8 Detailed Description

#### 8.1 Overview

The SNx5HVD308xE family of half-duplex RS-485 transceivers is suitable for data transmission at rates up to 200 kbps (for SN65HVD3082E and SN75HVD3082E), 1 Mbps (for SN65HVD3085E), or 20 Mbps (for SN65HVD3088E) over controlled-impedance transmission media (such as twisted-pair cabling). Up to 256 units of SNx5HVD308xE may share a common RS-485 bus due to the family's low bus input currents. The devices also feature a high degree of ESD protection and typical standby current consumption of 1 nA.

#### 8.2 Functional Block Diagram



#### 8.3 Feature Description

The SNx5HVD308xE provides internal biasing of the receiver input thresholds for open-circuit, bus-idle, or short-circuit failsafe conditions. It features a typical hysteresis of 30 mV in order to improve noise immunity. Internal ESD protection circuits protect the transceiver bus terminals against ±15-kV Human Body Model (HBM) electrostatic discharges.

The devices protect themselves against damage due to overtemperature conditions through use a of a thermal shutdown feature. Thermal shutdown is entered at 165°C (nominal) and causes the device to enter a low-power state with high-impedance outputs.

#### 8.4 Device Functional Modes

When the driver enable pin, DE, is logic high, the differential outputs A and B follow the logic states at data input D. A logic high at D causes A to turn high and B to turn low. In this case the differential output voltage defined as  $V_{OD} = V_A - V_B$  is positive. When D is low, the output states reverse, B turns high, A becomes low, and  $V_{OD}$  is negative.

When DE is low, both outputs turn high-impedance. In this condition the logic state at D is irrelevant. The DE pin has an internal pull-down resistor to ground, thus when left open the driver is disabled (high-impedance) by default. The D pin has an internal pull-up resistor to  $V_{CC}$ , thus, when left open while the driver is enabled, output A turns high and B turns low.

ENABLE(1) OUTPUTS(1) **INPUT FUNCTION** D DE Α В Η Н L Actively drive bus High Н L Н Actively drive bus Low Χ L Ζ Ζ Driver disabled Χ **OPEN** Ζ Ζ Driver disabled by default **OPEN** Actively drive bus High by default

**Table 1. Driver Function Table** 

(1) H = high level, L = low level, Z = high impedance, X = irrelevant, ? = indeterminate





When the receiver enable pin,  $\overline{RE}$ , is logic low, the receiver is enabled. When the differential input voltage defined as  $V_{ID} = V_A - V_B$  is positive and higher than the positive input threshold,  $V_{IT+}$ , the receiver output, R, turns high. When  $V_{ID}$  is negative and lower than the negative input threshold,  $V_{IT-}$ , the receiver output, R, turns low. If  $V_{ID}$  is between  $V_{IT+}$  and  $V_{IT-}$  the output is indeterminate.

When  $\overline{RE}$  is logic high or left open, the receiver output is high-impedance and the magnitude and polarity of  $V_{ID}$  are irrelevant. Internal biasing of the receiver inputs causes the output to go failsafe-high when the transceiver is disconnected from the bus (open-circuit), the bus lines are shorted (short-circuit), or the bus is not actively driven (idle bus).

**Table 2. Receiver Function Table** 

DIFFERENTIAL INPUT	ENABLE	OUTPUT	FUNCTION			
$V_{ID} = V_A - V_B$	RE	R	FUNCTION			
$V_{IT+} < V_{ID}$	L	Н	Receive valid bus High			
$V_{IT-} < V_{ID} < V_{IT+}$	L	?	Indeterminate bus state			
$V_{ID} < V_{IT-}$	L	L	Receive valid bus Low			
X	Н	Z	Receiver disabled			
X	OPEN	Z	Receiver disabled by default			
Open-circuit bus	L	Н	Fail-safe high output			
Short-circuit bus	L	Н	Fail-safe high output			
Idle (terminated) bus	L	Н	Fail-safe high output			



# 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# 9.1 Application Information

The SNx5HVD308xE devices are half-duplex RS-485 transceivers commonly used for asynchronous data transmissions. The driver and receiver enable pins allow for the configuration of different operating modes.




Figure 22. Half-Duplex Transceiver Configurations

Using independent enable lines provides the most flexible control as it allows for the driver and the receiver to be turned on and off individually. While this configuration requires two control lines, it allows for selective listening into the bus traffic whether the driver is transmitting data or not.

Combining the enable signals simplifies the interface to the controller by forming a single direction-control signal. In this configuration, the transceiver operates as a driver when the direction-control line is high and as a receiver when the direction-control line is low.

Additionally, only one line is required when connecting the receiver-enable input to ground and controlling only the driver-enable input. In this configuration, a node not only receives the data from the bus, but also the data it sends and can verify that the correct data have been transmitted.

# 9.2 Typical Application

An RS-485 bus consists of multiple transceivers connecting in parallel to a bus cable. To eliminate line reflections, each cable end is terminated with a termination resistor,  $R_T$ , whose value matches the characteristic impedance,  $Z_0$ , of the cable. This method, known as parallel termination, allows for higher data rates over longer cable length.




Figure 23. Typical Application Circuit



#### **Typical Application (continued)**

#### 9.2.1 Design Requirements

RS-485 is a robust electrical standard suitable for long-distance networking that may be used in a wide range of applications with varying requirements, such as distance, data rate, and number of nodes.

#### 9.2.1.1 Data Rate and Bus Length

There is an inverse relationship between data rate and bus length, meaning the higher the data rate, the shorter the cable length; and conversely, the lower the data rate, the longer the cable may be without introducing data errors. While most RS-485 systems use data rates between 10 kbps and 100 kbps, some applications require data rates up to 250 kbps at distances of 4,000 feet and longer. Longer distances are possible by allowing for small signal jitter of up to 5 or 10%.




Figure 24. Cable Length vs Data Rate Characteristic

#### 9.2.1.2 Stub Length

When connecting a node to the bus, the distance between the transceiver inputs and the cable trunk, known as the stub, must be as short as possible. Stubs present a non-terminated piece of bus line which can introduce reflections as the length of the stub increases. As a general guideline, the electrical length, or round-trip delay, of a stub must be less than one-tenth of the rise time of the driver, thus giving a maximum physical stub length as shown in Equation 1.

 $L_{\text{stub}} \le 0.1 \times t_r \times v \times c$ 

#### where:

- t<sub>r</sub> is the 10/90 rise time of the driver
- c is the speed of light (3 x 10<sup>8</sup> m/s)
- v is the signal velocity of the cable or trace as a factor of c

#### 9.2.1.3 Bus Loading

The RS-485 standard specifies that a compliant driver must be able to driver 32 unit loads (UL), where 1 unit load represents a load impedance of approximately 12 k $\Omega$ . Because the SNx5HVD308xE is a 1/8 UL transceiver, it is possible to connect up to 256 receivers to the bus.

Submit Documentation Feedback

(1)



#### Typical Application (continued)

#### 9.2.1.4 Receiver Failsafe

The differential receiver is fail-safe to invalid bus states caused by:

- · open bus conditions such as a disconnected connector,
- shorted bus conditions such as cable damage shorting the twisted-pair together, or
- · idle bus conditions that occur when no driver on the bus is actively driving


In any of these cases, the differential receiver outputs a failsafe logic High state, so that the output of the receiver is not indeterminate.

Receiver failsafe is accomplished by offsetting the receiver thresholds so that the *input indeterminate* range does not include zero volts differential. To comply with the RS-422 and RS-485 standards, the receiver output must output a High when the differential input  $V_{ID}$  is more positive than +200 mV, and must output a Low when the  $V_{ID}$  is more negative than -200 mV. The receiver parameters which determine the failsafe performance are  $V_{IT+}$  and  $V_{IT-}$  and  $V_{HYS}$ . As seen in the table, differential signals more negative than -200 mV will always cause a Low receiver output. Similarly, differential signals more positive than +200 mV will always cause a High receiver output.

When the differential input signal is close to zero, it will still be above the  $V_{IT+}$  threshold, and the receiver output is High. Only when the differential input is more negative than  $V_{IT-}$  will the receiver output transition to a Low state. So, the noise immunity of the receiver inputs during a bus fault condition includes the receiver hysteresis value  $V_{HYS}$  (the separation between  $V_{IT+}$  and  $V_{IT-}$ ) as well as the value of  $V_{IT+}$ .

#### 9.2.2 Detailed Design Procedure

In order to protect bus nodes against high-energy transients, the implementation of external transient protection devices is necessary.



Copyright © 2017, Texas Instruments Incorporated

Figure 25. Transient Protection Against ESD, EFT, and Surge Transients

Figure 25 suggests a protection circuit against 10-kV ESD (IEC 61000-4-2), 4-kV EFT (IEC 61000-4-4), and 1-kV surge (IEC 61000-4-5) transients. Table 3 shows the associated Bill of Materials.

Table 3. Bill of Materials

DEVICE	FUNCTION	ORDER NUMBER	MANUFACTURER
XCVR	RS-485 Transceiver	SNx5HVD308xE	TI
R1, R2	10-Ω, Pulse-Proof Thick-Film Resistor	CRCW060310RJNEAHP	Vishay
TVS	Bidirectional 400-W Transient Suppressor	CDSOT23-SM712	Bourns



#### 9.2.2.1 Power Usage in an RS-485 Transceiver

Power consumption is a concern in many applications. Power supply current is delivered to the bus load as well as to the transceiver circuitry. For a typical RS-485 bus configuration, the load that an active driver must drive consists of all of the receiving nodes, plus the termination resistors at each end of the bus.

The load presented by the receiving nodes depends on the input impedance of the receiver. The TIA/EIA-485-A standard defines a unit load as allowing up to 1 mA. With up to 32 unit loads allowed on the bus, the total current supplied to all receivers can be as high as 32 mA. The HVD308xE is rated as a 1/8 unit load device. As shown in , the bus input current is less than 1/8 mA, allowing up to 256 nodes on a single bus.

The current in the termination resistors depends on the differential bus voltage. The standard requires active drivers to produce at least 1.5 V of differential signal. For a bus terminated with one standard 120- $\Omega$  resistor at each end, this sums to 25 mA differential output current whenever the bus is active. Typically the HVD308xE can drive more than 25-mA to a 60- $\Omega$  load, resulting in a differential output voltage higher than the minimum required by the standard (see Figure 3).

Overall, the total load current can be 60 mA to a loaded RS-485 bus. This is in addition to the current required by the transceiver itself; the HVD308xE circuitry requires only about 0.4 mA with both driver and receiver enabled, and only 0.3 mA with either the driver enabled or with the receiver enabled. In low-power shutdown mode, neither the driver nor receiver is active, and the supply current is low.

Supply current increases with signaling rate primarily due to the totem pole outputs of the driver (see Figure 2). When these outputs change state, there is a moment when both the high-side and low-side output transistors are conducting and this creates a short spike in the supply current. As the frequency of state changes increases, more power is used.

#### 9.2.2.2 Low-Power Shutdown Mode

When both the driver and receiver are disabled (DE low and  $\overline{RE}$  high) the device is in shutdown mode. If the enable inputs are in this state for less than 60 ns, the device does not enter shutdown mode. This guards against inadvertently entering shutdown mode during driver or receiver enabling. Only when the enable inputs are held in this state for 300 ns or more, the device is assured to be in shutdown mode. In this low-power shutdown mode, most internal circuitry is powered down, and the supply current is typically 1 nA. When either the driver or the receiver is re-enabled, the internal circuitry becomes active.

If only the driver is re-enabled (DE transitions to high) the driver outputs are driven according to the D input after the enable times given by  $t_{PZH(SHDN)}$  and  $t_{PZL(SHDN)}$  in the driver switching characteristics. If the D input is open when the driver is enabled, the driver outputs defaults to A high and B low, in accordance with the driver failsafe feature.

If only the receiver is re-enabled (RE transitions to low) the receiver output is driven according to the state of the bus inputs (A and B) after the enable times given by  $t_{PZH(SHDN)}$  and  $t_{PZL(SHDN)}$  in the receiver switching characteristics. If there is no valid state on the bus the receiver responds as described in the failsafe operation section.

If both the receiver and driver are re-enabled simultaneously, the receiver output is driven according to the state of the bus inputs (A and B) and the driver output is driven according to the D input.

#### NOTE

The state of the active driver affects the inputs to the receiver. Therefore, the receiver outputs are valid as soon as the driver outputs are valid.

Copyright © 2009–2017, Texas Instruments Incorporated



## 10 Power Supply Recommendations

To ensure reliable operation at all data rates and supply voltages, each supply must be decoupled with a 100-nF ceramic capacitor located as close to the supply pins as possible. This helps to reduce supply voltage ripple present on the outputs of switched-mode power supplies and also helps to compensate for the resistance and inductance of the PCB power planes.

### 11 Layout

### 11.1 Layout Guidelines

Robust and reliable bus node design often requires the use of external transient protection devices in order to protect against EFT and surge transients that may occur in industrial environments. Because these transients have a wide frequency bandwidth (from approximately 3 MHz to 3 GHz), high-frequency layout techniques must be applied during PCB design.

- Place the protection circuitry close to the bus connector to prevent noise transients from entering the board.
- Use V<sub>CC</sub> and ground planes to provide low-inductance.

#### **NOTE**

High-frequency currents follow the path of least inductance and not the path of least impedance.

- Design the protection components into the direction of the signal path. Do not force the transients currents to divert from the signal path to reach the protection device.
- Apply 100-nF to 220-nF bypass capacitors as close as possible to the V<sub>CC</sub> pins of transceiver, UART, and controller ICs on the board.
- Use at least two vias for V<sub>CC</sub> and ground connections of bypass capacitors and protection devices to minimize effective via-inductance.
- Use 1-kΩ to 10-kΩ pullup or pulldown resistors for enable lines to limit noise currents in these lines during transient events.
- Insert series pulse-proof resistors into the A and B bus lines if the TVS clamping voltage is higher than the specified maximum voltage of the transceiver bus pins. These resistors limit the residual clamping current into the transceiver and prevent it from latching up.
- While pure TVS protection is sufficient for surge transients up to 1 kV, higher transients require metal-oxide varistors (MOVs) which reduce the transients to a few hundred volts of clamping voltage, and transient blocking units (TBUs) that limit transient current to 200 mA.

#### 11.2 Layout Example




Figure 26. SNx5HVD308xE Layout Example

20



## 11.3 Thermal Considerations for IC Packages

 $\theta_{JA}$  (Junction-to-Ambient Thermal Resistance) is defined as the difference in junction temperature to ambient temperature divided by the operating power.

 $\theta_{JA}$  is **not** a constant and is a strong function of:

- the PCB design (50% variation)
- altitude (20% variation)
- device power (5% variation)

 $\theta_{JA}$  can be used to compare the thermal performance of packages if the specific test conditions are defined and used. Standardized testing includes specification of PCB construction, test chamber volume, sensor locations, and the thermal characteristics of holding fixtures.  $\theta_{JA}$  is often misused when it is used to calculate junction temperatures for other installations.

TI uses two test PCBs as defined by JEDEC specifications. The low-k board gives average in-use condition thermal performance and consists of a single trace layer 25-mm long and 2-oz thick copper. The high-k board gives best case in-use condition and consists of two 1-oz buried power planes with a single trace layer 25-mm long with 2-oz thick copper. A 4% to 50% difference in  $\theta_{\rm JA}$  can be measured between these two test cards.

 $\theta_{JC}$  (Junction-to-Case Thermal Resistance) is defined as difference in junction temperature to case divided by the operating power. It is measured by putting the mounted package up against a copper block cold plate to force heat to flow from die, through the mold compound into the copper block.

 $\theta_{JC}$  is a useful thermal characteristic when a heatsink is applied to package. It is NOT a useful characteristic to predict junction temperature as it provides pessimistic numbers if the case temperature is measured in a non-standard system and junction temperatures are backed out. It can be used with  $\theta_{JB}$  in 1-dimensional thermal simulation of a package system.

 $\theta_{JB}$  (Junction-to-Board Thermal Resistance) is defined to be the difference in the junction temperature and the PCB temperature at the center of the package (closest to the die) when the PCB is clamped in a cold-plate structure.  $\theta_{JB}$  is only defined for the high-k test card.

 $\theta_{JB}$  provides an overall thermal resistance between the die and the PCB. It includes a bit of the PCB thermal resistance (especially for BGAs with thermal balls) and can be used for simple 1-dimensional network analysis of package system (see Figure 27).




Figure 27. Thermal Resistance



Click here

## 12 Device and Documentation Support

#### 12.1 Device Support

#### 12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 12.2 Related Links

SN65HVD3088E

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

**TECHNICAL SUPPORT & TOOLS &** PRODUCT FOLDER **PARTS SAMPLE & BUY DOCUMENTS SOFTWARE** COMMUNITY SN65HVD3082E Click here Click here Click here Click here Click here SN75HVD3082E Click here Click here Click here Click here Click here SN65HVD3085E Click here Click here Click here Click here Click here

Click here

Click here

**Table 4. Related Links** 

#### 12.3 Receiving Notification of Documentation Updates

Click here

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

Click here

#### 12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



SLLS562J-AUGUST 2009-REVISED OCTOBER 2017





# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2009–2017, Texas Instruments Incorporated





16-Oct-2017

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sample
HPA00516EDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP3082	Sample
HPA00580EDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP3082	Sample
HPA01082DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP3082	Sample
SN65HVD3082ED	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP3082	Sample
SN65HVD3082EDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP3082	Sample
SN65HVD3082EDGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	NWN	Sample
SN65HVD3082EDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	NWN	Sample
SN65HVD3082EDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP3082	Sample
SN65HVD3082EDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP3082	Sample
SN65HVD3082EP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	65HVD3082	Sample
SN65HVD3082EPE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	65HVD3082	Sample
SN65HVD3085ED	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP3085	Sample
SN65HVD3085EDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP3085	Sample
SN65HVD3085EDGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	NWK	Sample
SN65HVD3085EDGKG4	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	NWK	Sample
SN65HVD3085EDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	NWK	Sample
SN65HVD3085EDGKRG4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	NWK	Sample





www.ti.com

16-Oct-2017

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN65HVD3085EDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP3085	Samples
SN65HVD3088ED	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP3088	Samples
SN65HVD3088EDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP3088	Samples
SN65HVD3088EDGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	NWH	Samples
SN65HVD3088EDGKG4	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	NWH	Samples
SN65HVD3088EDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	NWH	Samples
SN65HVD3088EDGKRG4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	NWH	Samples
SN65HVD3088EDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP3088	Samples
SN65HVD3088EDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP3088	Samples
SN75HVD3082ED	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	VN3082	Samples
SN75HVD3082EDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	VN3082	Samples
SN75HVD3082EDGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	NWM	Samples
SN75HVD3082EDGKG4	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	NWM	Samples
SN75HVD3082EDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU   Call TI	Level-1-260C-UNLIM	0 to 70	NWM	Samples
SN75HVD3082EDGKRG4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	0 to 70	NWM	Samples
SN75HVD3082EDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	VN3082	Samples
SN75HVD3082EDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	VN3082	Samples
SN75HVD3082EP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	75HVD3082	Samples



# PACKAGE OPTION ADDENDUM

16-Oct-2017

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN75HVD3082EPE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	75HVD3082	Samples
SNHVD3082EDGKG4	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	NWN	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 16-Oct-2017

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVD3082EDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SN65HVD3082EDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD3082EDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD3085EDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SN65HVD3085EDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD3088EDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SN65HVD3088EDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN75HVD3082EDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SN75HVD3082EDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 16-Oct-2017



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65HVD3082EDGKR	VSSOP	DGK	8	2500	367.0	367.0	38.0
SN65HVD3082EDR	SOIC	D	8	2500	367.0	367.0	35.0
SN65HVD3082EDR	SOIC	D	8	2500	340.5	338.1	20.6
SN65HVD3085EDGKR	VSSOP	DGK	8	2500	367.0	367.0	38.0
SN65HVD3085EDR	SOIC	D	8	2500	340.5	338.1	20.6
SN65HVD3088EDGKR	VSSOP	DGK	8	2500	367.0	367.0	38.0
SN65HVD3088EDR	SOIC	D	8	2500	340.5	338.1	20.6
SN75HVD3082EDGKR	VSSOP	DGK	8	2500	367.0	367.0	38.0
SN75HVD3082EDR	SOIC	D	8	2500	340.5	338.1	20.6

# D (R-PDSO-G8)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



# D (R-PDSO-G8)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# P (R-PDIP-T8)

# PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



# DGK (S-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



# DGK (S-PDSO-G8)

# PLASTIC SMALL OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.