

## S-1740/1741 Series

# POWER MONITORING OUTPUT, 5.5 V INPUT, 100 mA CMOS VOLTAGE REGULATOR WITH 0.5 $\mu$ A SUPER LOW CURRENT CONSUMPTION

www.sii-ic.com

© SII Semiconductor Corporation, 2016

Rev.1.1 od

The S-1740/1741 Series, developed using CMOS technology, is a positive voltage regulator with a power monitoring output, which features super low current consumption and low dropout voltage.

The regulator block has low current consumption of 0.35 µA typ. and high-accuracy output voltage of ±1.0%.

The function of the power monitoring output is prepared in the S-1740/1741 Series. The power monitoring output is a function that divides the input voltage ( $V_{IN}$ ) of the regulator into  $V_{IN}/2$  or  $V_{IN}/3$  and outputs the voltage. For example, this function makes it possible that the IC connects to a low voltage microcontroller A/D converter directly and the microcontroller monitors a battery voltage.

#### ■ Features

#### Regulator block

Output voltage: V<sub>OUT</sub> = 1.0 V to 3.5 V, selectable in 0.05 V step

• Input voltage:  $V_{IN} = 1.5 \text{ V}$  to 5.5 V

Output voltage accuracy: ±1.0% (1.0 V to 1.45 V output product: ±15 mV) (Ta = +25°C)
 Dropout voltage: 20 mV typ. (2.5 V output product, at I<sub>OUT</sub> = 10 mA) (Ta = +25°C)

• Current consumption during operation:  $I_{SS1} = 0.35 \,\mu\text{A}$  typ. (Ta = +25°C)

Output current: Possible to output 100 mA ( at V<sub>IN</sub> ≥ V<sub>OUT(S)</sub> + 1.0 V)<sup>\*1</sup>
 Input capacitor: A ceramic capacitor can be used. (1.0 μF or more)
 Output capacitor: A ceramic capacitor can be used. (1.0 μF to 100 μF)

Built-in overcurrent protection circuit: Limits overcurrent of output transistor.

#### Power monitor block

• Output voltage:  $V_{PMOUT} = V_{IN}/2$  (S-1740 Series)

 $V_{PMOUT} = V_{IN}/3$  (S-1741 Series)

• Current consumption during operation:  $I_{SS1P} = 0.15 \,\mu\text{A} \,\text{typ.}$  (Ta = +25°C)

• Output capacitor: A ceramic capacitor can be used. (100 nF to 220 nF)

Built-in enable circuit:
 Ensures long battery life.

#### Overall

• Operation temperature range: Ta = -40°C to +85°C

• Lead-free (Sn 100%), halogen-free

\*1. Please make sure that the loss of the IC will not exceed the power dissipation when the output current is large.

#### ■ Applications


- · Constant-voltage power supply and battery voltage monitoring support for battery-powered device
- · Constant-voltage power supply for portable communication device, digital camera, and digital audio player
- Constant-voltage power supply for home electric appliance

#### Packages

- SOT-23-5
- HSNT-6(1212)
- HSNT-4(1010)

## **■** Block Diagram

## 1. S-1740/1741 Series A / C type (SOT-23-5, HSNT-6(1212))




Product Type	Output Voltage (V <sub>PMOUT</sub> )	PMEN Pin Logic
S-1740 Series A type	V /0	Active "H"
S-1740 Series C type	V <sub>IN</sub> /2	Active "L"
S-1741 Series A type	V /2	Active "H"
S-1741 Series C type	V <sub>IN</sub> /3	Active "L"

<sup>\*1.</sup> Parasitic diode

Figure 1

## 2. S-1740/1741 Series G type (HSNT-4(1010))



Product Type	Output Voltage (V <sub>PMOUT</sub> )	PMEN Pin Logic
S-1740 Series G type	V <sub>IN</sub> /2	Mithaut DMCN sin
S-1741 Series G type	V <sub>IN</sub> /3	Without PMEN pin


\*1. Parasitic diode

Figure 2

#### ■ Product Name Structure

Users can select power monitor block output voltage, product type, regulator block output voltage, and package type for the S-1740/1741 Series. Refer to "1. Product name" regarding the contents of product name, "2. Function list of product type" regarding the product type, "3. Packages" regarding the package drawings and "4. Product name list" for details of product names.

#### 1. Product name



- \*1. Refer to the tape drawing.
- \*2. Only S-1740/1741 Series G type
- \*2. Contact our sales office when the product which has 0.05 V step is necessary.
- \*3. Refer to "2. Function list of product type" and "2. 2 PMEN pin" in "2. Power monitor block" in "■ Operation".

#### 2. Function list of product type

Table 1

Product Type	Output Voltage (V <sub>PMOUT</sub> )	PMEN Pin Logic	Package
S-1740 Series A type		Active "H"	HSNT-6(1212),
S-1740 Series C type	V <sub>IN</sub> /2	Active "L"	SOT-23-5
S-1740 Series G type		Without PMEN pin	HSNT-4(1010)
S-1741 Series A type		Active "H"	HSNT-6(1212),
S-1741 Series C type	V <sub>IN</sub> /3	Active "L"	SOT-23-5
S-1741 Series G type		Without PMEN pin	HSNT-4(1010)

#### 3. Packages

Table 2 Package Drawing Codes

Package Name	Dimension	Tape	Reel	Land
SOT-23-5	MP005-A-P-SD	MP005-A-C-SD	MP005-A-R-SD	_
HSNT-6(1212)	PM006-A-P-SD	PM006-A-C-SD	PM006-A-R-SD	PM006-A-L-SD
HSNT-4(1010)	PL004-A-P-SD	PL004-A-C-SD	PL004-A-R-SD	PL004-A-L-SD

#### 4. Product name list

#### 4. 1 S-1740 Series

#### 4. 1. 1 A type

PMEN pin logic: Active "H" Output Voltage  $(V_{PMOUT})$ :  $V_{IN}/2$ 

#### Table 3

Output Voltage (V <sub>OUT</sub> )	SOT-23-5	HSNT-6(1212)
1.0 V ± 15 mV	S-1740A10-M5T1U4	S-1740A10-A6T2U4
1.7 V ± 1.0%	S-1740A17-M5T1U4	S-1740A17-A6T2U4
1.8 V ± 1.0%	S-1740A18-M5T1U4	S-1740A18-A6T2U4
2.0 V ± 1.0%	S-1740A20-M5T1U4	S-1740A20-A6T2U4
2.1 V ± 1.0%	S-1740A21-M5T1U4	S-1740A21-A6T2U4
3.0 V ± 1.0%	S-1740A30-M5T1U4	S-1740A30-A6T2U4

Remark Please contact our sales office for products with specifications other than the above.

#### 4. 1. 2 C type

PMEN pin logic: Active "L" Output Voltage  $(V_{PMOUT})$ :  $V_{IN}/2$ 

#### Table 4

Output Voltage (V <sub>OUT</sub> )	SOT-23-5	HSNT-6(1212)
1.0 V ± 15 mV	S-1740C10-M5T1U4	S-1740C10-A6T2U4
1.7 V ± 1.0%	S-1740C17-M5T1U4	S-1740C17-A6T2U4
1.8 V ± 1.0%	S-1740C18-M5T1U4	S-1740C18-A6T2U4
2.0 V ± 1.0%	S-1740C20-M5T1U4	S-1740C20-A6T2U4
2.1 V ± 1.0%	S-1740C21-M5T1U4	S-1740C21-A6T2U4
3.0 V ± 1.0%	S-1740C30-M5T1U4	S-1740C30-A6T2U4

**Remark** Please contact our sales office for products with specifications other than the above.

#### 4. 1. 3 G type

PMEN pin logic: Without PMEN pin Output Voltage  $(V_{PMOUT})$ :  $V_{IN}/2$ 

#### Table 5

Output Voltage (V <sub>OUT</sub> )	HSNT-4(1010)
1.0 V ± 15 mV	S-1740G10-A4T2U4
1.7 V ± 1.0%	S-1740G17-A4T2U4
1.8 V ± 1.0%	S-1740G18-A4T2U4
2.0 V ± 1.0%	S-1740G20-A4T2U4
2.1 V ± 1.0%	S-1740G21-A4T2U4
3.0 V ± 1.0%	S-1740G30-A4T2U4

**Remark** Please contact our sales office for products with specifications other than the above.

#### 4. 2 S-1741 Series

#### 4. 2. 1 A type

PMEN pin logic: Active "H" Output Voltage (V<sub>PMOUT</sub>): V<sub>IN</sub>/3

#### Table 6

Output Voltage (V <sub>OUT</sub> )	SOT-23-5	HSNT-6(1212)
1.0 V ± 15 mV	S-1741A10-M5T1U4	S-1741A10-A6T2U4
1.7 V ± 1.0%	S-1741A17-M5T1U4	S-1741A17-A6T2U4
1.8 V ± 1.0%	S-1741A18-M5T1U4	S-1741A18-A6T2U4
2.0 V ± 1.0%	S-1741A20-M5T1U4	S-1741A20-A6T2U4
2.1 V ± 1.0%	S-1741A21-M5T1U4	S-1741A21-A6T2U4
3.0 V ± 1.0%	S-1741A30-M5T1U4	S-1741A30-A6T2U4

**Remark** Please contact our sales office for products with specifications other than the above.

#### 4. 2. 2 C type

PMEN pin logic: Active "L" Output Voltage ( $V_{PMOUT}$ ):  $V_{IN}/3$ 

#### Table 7

Output Voltage (V <sub>OUT</sub> )	SOT-23-5	HSNT-6(1212)
1.0 V ± 15 mV	S-1741C10-M5T1U4	S-1741C10-A6T2U4
1.7 V ± 1.0%	S-1741C17-M5T1U4	S-1741C17-A6T2U4
1.8 V ± 1.0%	S-1741C18-M5T1U4	S-1741C18-A6T2U4
2.0 V ± 1.0%	S-1741C20-M5T1U4	S-1741C20-A6T2U4
2.1 V ± 1.0%	S-1741C21-M5T1U4	S-1741C21-A6T2U4
3.0 V ± 1.0%	S-1741C30-M5T1U4	S-1741C30-A6T2U4

**Remark** Please contact our sales office for products with specifications other than the above.

#### 4. 2. 3 G type

PMEN pin logic: Without PMEN pin Output Voltage (V<sub>PMOUT</sub>): V<sub>IN</sub>/3

#### Table 8

Output Voltage (V <sub>OUT</sub> )	HSNT-4(1010)
1.0 V ± 15 mV	S-1741G10-A4T2U4
1.7 V ± 1.0%	S-1741G17-A4T2U4
1.8 V ± 1.0%	S-1741G18-A4T2U4
2.0 V ± 1.0%	S-1741G20-A4T2U4
2.1 V ± 1.0%	S-1741G21-A4T2U4
3.0 V ± 1.0%	S-1741G30-A4T2U4

**Remark** Please contact our sales office for products with specifications other than the above.

#### ■ Pin Configurations

#### 1. SOT-23-5




Figure 3

#### Table 9 S-1740/1741 Series A / C type

Pin No.	Symbol	Description
1	VIN	Input voltage pin
2	VSS	GND pin
3	PMEN	Power monitor enable pin
4	PMOUT	Power monitor output pin
5	VOUT	Output voltage pin

#### 2. HSNT-6(1212)

Top view

Bottom view



Figure 4

Table 10 S-1740/1741 Series A / C type

Pin No.	Symbol	Description
1	VOUT	Output voltage pin
2	VSS	GND pin
3	PMOUT	Power monitor output pin
4	PMEN	Power monitor enable pin
5	NC <sup>*2</sup>	No connection
6	VIN	Input voltage pin

- **\*1.** Connect the heat sink of backside at shadowed area to the board, and set electric potential open or GND. However, do not use it as the function of electrode.
- \*2. The NC pin is electrically open.

  The NC pin can be connected to the VIN pin or the VSS pin.

#### 3. HSNT-4(1010)

Top view

1 4
2 3

Bottom view



Figure 5

Table 11 S-1740/1741 Series G type Pin No. Symbol Description 1 VOUT Output voltage pin 2 VSS GND pin **PMOUT** Power monitor output pin 3 4 VIN Input voltage pin

**\*1.** Connect the heat sink of backside at shadowed area to the board, and set electric potential open or GND. However, do not use it as the function of electrode.

#### ■ Absolute Maximum Ratings

Table 12

(Ta =  $+25^{\circ}$ C unless otherwise specified)

	Item	Symbol	Absolute Maximum Rating	Unit
lancit valtaga	Regulator block	V <sub>IN</sub>	$V_{SS} - 0.3 \text{ to } V_{SS} + 6.0$	V
Input voltage	Power monitor block	$V_{PMEN}$	$V_{SS} - 0.3 \text{ to } V_{SS} + 6.0$	V
Output valtage	Regulator block	V <sub>OUT</sub>	$V_{SS} - 0.3 \text{ to } V_{IN} + 0.3$	V
Output voltage Power monitor block		V <sub>PMOUT</sub>	$V_{SS} - 0.3 \text{ to } V_{IN} + 0.3$	V
Output current		I <sub>OUT</sub>	120	mA
Operation ambient temperature		T <sub>opr</sub>	-40 to +85	°C
Storage tempera	ature	T <sub>stq</sub>	-40 to +125	°C

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.

#### **■** Thermal Resistance Value

Table 13

Item	Symbol	Conditi	on	Min.	Тур.	Max.	Unit
			Board A	_	192	_	°C/W
			Board B	1	160	ı	°C/W
		SOT-23-5	Board C	I	ı	ı	°C/W
			Board D	ı	ı	ı	°C/W
			Board E	ı	ı	ı	°C/W
	$\theta_{ja}$	HSNT-6(1212)	Board A	ı	234	ı	°C/W
			Board B	_	193	-	°C/W
Junction-to-ambient thermal resistance*1			Board C	ı	Ī	ı	°C/W
			Board D	ı	Ī	ı	°C/W
			Board E	ı	ı	ı	°C/W
			Board A	I	378	ı	°C/W
			Board B	I	317	ı	°C/W
		HSNT-4(1010)	Board C	_	_	_	°C/W
			Board D	_	_	_	°C/W
			Board E	_	_	_	°C/W

<sup>\*1.</sup> Test environment: compliance with JEDEC STANDARD JESD51-2A

Remark Refer to "■ Power Dissipation" and "Test Board" for details.

#### ■ Electrical Characteristics

#### 1. Regulator block

Table 14

(Ta = +25°C unless otherwise specified)

Item	Symbol	Cor	ndition	Min.	Тур.	Max.	Unit	Test Circuit
Output voltage <sup>*1</sup>	V	$V_{IN} = V_{OUT(S)} + 1.0 V,$	$1.0 \text{ V} \le \text{V}_{\text{OUT(S)}} < 1.5 \text{ V}$	V <sub>OUT(S)</sub> - 0.015	V <sub>OUT(S)</sub>	V <sub>OUT(S)</sub> + 0.015	V	1
Output voltage	$V_{OUT(E)}$	I <sub>OUT</sub> = 10 mA	$1.5 \text{ V} \le V_{OUT(S)} \le 3.5 \text{ V}$	$V_{OUT(S)} \times 0.99$	V <sub>OUT(S)</sub>	$V_{OUT(S)} \times 1.01$	V	1
Output current*2	I <sub>OUT</sub>	$V_{IN} \ge V_{OUT(S)} + 1.0 \text{ V}$		100 <sup>*5</sup>	_	1	mA	3
			$1.0 \text{ V} \le V_{OUT(S)} < 1.1 \text{ V}$	0.50	_	1	V	1
			1.1 V ≤ V <sub>OUT(S)</sub> < 1.2 V	0.40	-	-	V	1
			$1.2 \text{ V} \le \text{V}_{\text{OUT(S)}} < 1.3 \text{ V}$	0.30	_	-	V	1
			$1.3 \text{ V} \le \text{V}_{\text{OUT(S)}} < 1.4 \text{ V}$	0.20	_	-	V	1
	$V_{drop}$	I <sub>OUT</sub> = 10 mA	1.4 V ≤ V <sub>OUT(S)</sub> < 1.5 V	0.10	_	_	V	1
Dropout voltage*3			$1.5 \text{ V} \le \text{V}_{\text{OUT(S)}} < 1.7 \text{ V}$	_	0.050	0.080	V	1
			$1.7 \text{ V} \le \text{V}_{\text{OUT(S)}} < 1.8 \text{ V}$	_	0.040	0.060	V	1
			$1.8 \text{ V} \le \text{V}_{\text{OUT(S)}} < 2.0 \text{ V}$	_	0.040	0.050	V	1
			$2.0 \text{ V} \le \text{V}_{\text{OUT(S)}} \le 2.5 \text{ V}$	_	0.030	0.040	V	1
			$2.5 \text{ V} \le \text{V}_{\text{OUT(S)}} \le 2.8 \text{ V}$	_	0.020	0.030	V	1
			$2.8 \text{ V} \le \text{V}_{\text{OUT(S)}} < 3.0 \text{ V}$	_	0.019	0.021	V	1
			$3.0 \text{ V} \le V_{OUT(S)} \le 3.5 \text{ V}$	_	0.018	0.020	V	1
Line regulation	$\frac{\Delta V_{OUT1}}{\Delta V_{IN} \bullet V_{OUT}}$	$V_{OUT(S)} + 0.5 \text{ V} \le V_{IN} \le 5.5 \text{ V}, I_{OUT} = 10 \text{ mA}$		-	0.05	0.2	%/V	1
Load regulation	$\Delta V_{OUT2}$	$V_{IN} = V_{OUT(S)} + 1.0 \text{ V}, 1  \mu\text{A} \le I_{OUT} \le 50 \text{ mA}$		_	20	40	mV	1
Output voltage temperature coefficient*4	$\frac{\Delta V_{OUT}}{\Delta Ta \bullet V_{OUT}}$	$V_{IN} = V_{OUT(S)} + 1.0 \text{ V}, I_{OUT} = 10 \text{ mA},$ -40°C \leq Ta \leq +85°C		-	±130	_	ppm/°C	1
Current consumption during operation	I <sub>SS1</sub>	$V_{IN} = V_{OUT(S)} + 1.0 \text{ V}$ , no load		_	0.35	0.53	μΑ	2
Input voltage	V <sub>IN</sub>		_	1.5	_	5.5	V	_
Short-circuit current	I <sub>short</sub>	$V_{IN} = V_{OUT(S)} + 1.0 \text{ V}, V_{OUT(S)}$	<sub>OUT</sub> = 0 V	_	60	-	mA	3

<sup>\*1.</sup> V<sub>OUT(S)</sub>: Set output voltage

Output voltage when fixing  $I_{OUT}$  (= 10 mA) and inputting  $V_{OUT(S)} + 1.0 \text{ V}$ 

\*2. The output current at which the output voltage becomes 95% of V<sub>OUT(E)</sub> after gradually increasing the output current.

 $V_{\text{IN1}}$  is the input voltage at which the output voltage becomes 98% of  $V_{\text{OUT3}}$  after gradually decreasing the input voltage.

 $V_{OUT3}$  is the output voltage when  $V_{IN} = V_{OUT(S)} + 1.0 \text{ V}$  and  $I_{OUT} = 10 \text{ mA}$ .

\*4. A change in the temperature of the output voltage [mV/°C] is calculated using the following equation.

$$\frac{\Delta V_{OUT}}{\Delta Ta} \left[ mV/^{\circ}C \right]^{*1} = V_{OUT(S)} \left[ V \right]^{*2} \times \frac{\Delta V_{OUT}}{\Delta Ta \bullet V_{OUT}} \left[ ppm/^{\circ}C \right]^{*3} \div 1000$$

- \*1. Change in temperature of output voltage
- \*2. Set output voltage
- \*3. Output voltage temperature coefficient
- \*5. Due to limitation of the power dissipation, this value may not be satisfied. Attention should be paid to the power dissipation when the output current is large.

This specification is guaranteed by design.

V<sub>OUT(E)</sub>: Actual output voltage

<sup>\*3.</sup>  $V_{drop} = V_{IN1} - (V_{OUT3} \times 0.98)$ 

#### 2. Power monitor block

Table 15

(Ta =  $+25^{\circ}$ C unless otherwise specified)

Item	Symbol		Condition		Min.	Тур.	Max.	Unit	Test Circuit
Output voltage*1		$V_{IN} = 3.6 V,$		S-1740 Series	-	V <sub>IN</sub> /2	_	V	4
Output voltage	$V_{PMOUT(S)}$	$-10 \mu A \le I_{PMOUT} \le 1$	10 μΑ	S-1741 Series	ı	V <sub>IN</sub> /3	_	<b>V</b>	4
Load current	I <sub>PMOUT</sub>	V <sub>IN</sub> = 3.6 V			-10	_	10	μΑ	_
Output offset voltage	$V_{POF}$	$V_{IN} = 3.6 \text{ V}, -10 \mu$	$A \le I_{PMOUT} \le 10$	μΑ	-30	_	30	mV	4
Output impedance	R <sub>PS</sub>	$V_{IN} = 3.6 \text{ V}, -10 \mu$	$A \le I_{PMOUT} \le 10$	μΑ	ı	_	1000	Ω	4
Power-up time	t <sub>PU</sub>	S-1740/1741 Series A / C type, V <sub>IN</sub> = 3.6 V, C <sub>PM</sub> = 220 nF, no load		-	5	10	ms	4	
Current consumption during operation*2	I <sub>SS1P</sub>	V <sub>IN</sub> = 3.6 V, V <sub>PMEN</sub> = V <sub>IN</sub> , no load		-	0.15	0.23	μΑ	5	
Input voltage	$V_{IN}$	-		1.5	_	5.5	V	_	
PMEN pin input voltage "H"	$V_{PSH}$		$V_{IN} = 3.6 \text{ V}, \text{ o}$ $V_{PMOUT} \text{ outp}$	letermined by ut level	1.0	_	_	>	6
PMEN pin input voltage "L"	V <sub>PSL</sub>	S-1740/1741 Series A / C type	$V_{IN} = 3.6 \text{ V}, \text{ o}$ $V_{PMOUT} \text{ outp}$	letermined by ut level	ı	-	0.25	<b>V</b>	6
PMEN pin input current "H"	I <sub>PSH</sub>		$V_{IN} = 3.6 \text{ V}, \text{ V}$	$V_{PMEN} = V_{IN}$	-0.1	_	0.1	μΑ	6
PMEN pin input current "L"	I <sub>PSL</sub>		V <sub>IN</sub> = 3.6 V, V	/ <sub>PMEN</sub> = 0 V	-0.1	-	0.1	μΑ	6
"L" output Nch ON resistance	R <sub>PLOW</sub>	S-1740/1741 Series A / C type, V <sub>IN</sub> = 3.6 V, V <sub>PMEN</sub> = 0 V, V <sub>PMOUT</sub> = 0.1 V		ı	2.8	_	kΩ	7	

<sup>\*1.</sup> V<sub>PMOUT(S)</sub>: Set output voltage V<sub>PMOUT(S)</sub> + V<sub>POF</sub>: Actual output voltage

<sup>\*2.</sup> Increased current value from the current consumption during operation (I<sub>SS1</sub>) of the regulator block when the power monitoring output is enabled.

#### **■** Test Circuits




Figure 6 Test Circuit 1




Figure 7 Test Circuit 2




Figure 8 Test Circuit 3




Figure 9 Test Circuit 4




Figure 10 Test Circuit 5

\*1. Only S-1740/1741 Series A / C type




Figure 11 Test Circuit 6





Figure 12 Test Circuit 7

\*1. Only S-1740/1741 Series A / C type

#### ■ Standard Circuit



- **\*1.**  $C_{IN}$  is a capacitor for stabilizing the input.
- **\*2.**  $C_L$  is a capacitor for stabilizing the output.
- \*3. C<sub>PM</sub> is a capacitor for stabilizing the output.
- \*4. Only S-1740/1741 Series A / C type

#### Figure 13

Caution The above connection diagram and constants will not guarantee successful operation. Perform thorough evaluation including the temperature characteristics with an actual application to set the constants.

#### ■ Condition of Application

Input capacitor ( $C_{IN}$ ): A ceramic capacitor with capacitance of 1.0  $\mu F$  or more is recommended. Output capacitor ( $C_{L}$ ): A ceramic capacitor with capacitance of 1.0  $\mu F$  to 100  $\mu F$  is recommended. Output capacitor ( $C_{PM}$ ): A ceramic capacitor with capacitance of 100 nF to 220 nF is recommended.

Caution Generally, in a voltage regulator, an oscillation may occur depending on the selection of the external parts. Perform thorough evaluation including the temperature characteristics with an actual application using the above capacitors to confirm no oscillation occurs.

#### ■ Selection of Regulator Block Input Capacitor (C<sub>IN</sub>) and Output Capacitor (C<sub>L</sub>)

The S-1740/1741 Series requires  $C_L$  between the VOUT pin and the VSS pin for regulator phase compensation. The operation is stabilized by a ceramic capacitor with capacitance of 1.0  $\mu$ F to 100  $\mu$ F. When using an OS capacitor, a tantalum capacitor or an aluminum electrolytic capacitor, the capacitance must also be 1.0  $\mu$ F to 100  $\mu$ F. However, an oscillation may occur depending on the equivalent series resistance (ESR).

Moreover, the S-1740/1741 Series requires C<sub>IN</sub> between the VIN pin and the VSS pin for a stable operation.

Generally, an oscillaiton may occur when a voltage regulator is used under the conditon that the impedance of the power supply is high. Note that the output voltage transient characteristics vary depending on the capacitance of  $C_{IN}$  and  $C_{L}$  and the value of ESR.

Caution Perform thorough evaluation including the temperature characteristics with an actual application to select C<sub>IN</sub>, C<sub>L</sub>.

#### ■ Selection of Power Monitor Block Output Capacitor (C<sub>PM</sub>)

The S-1740/1741 Series requires  $C_{PM}$  between the PMOUT pin and the VSS pin for power monitor phase compensation. The operation is stabilized by a ceramic capacitor with capacitance of 100 nF to 220 nF. When using an OS capacitor, a tantalum capacitor or an aluminum electrolytic capacitor, the capacitance must also be 100 nF to 220 nF. However, an oscillation may occur depending on ESR.

Note that the output voltage transient characteristics vary depending on the capacitance of C<sub>PM</sub> and the value of ESR.

Caution Perform thorough evaluation including the temperature characteristics with an actual application to select C<sub>PM</sub>.

#### **■** Explanation of Terms

#### 1. Regulator block

#### 1. 1 Output voltage (V<sub>OUT</sub>)

This voltage is output at an accuracy of  $\pm 1.0\%$  or  $\pm 15$  mV<sup>\*2</sup> when the input voltage, the output current and the temperature are in a certain condition<sup>\*1</sup>.

- \*1. Differs depending on the product.
- **\*2.** When  $V_{OUT} < 1.5 \text{ V: } \pm 15 \text{ mV}$ , when  $V_{OUT} \ge 1.5 \text{ V: } \pm 1.0\%$

Caution If the certain condition is not satisfied, the output voltage may exceed the accuracy range of ±1.0% or ±15 mV. Refer to Table 14 in "■ Electrical Characteristics" for details.

1. 2 Line regulation 
$$\left(\frac{\Delta V_{OUT1}}{\Delta V_{IN} \bullet V_{OUT}}\right)$$

Indicates the dependency of the output voltage against the input voltage. The value shows how much the output voltage changes due to a change in the input voltage after fixing output current constant.

#### 1. 3 Load regulation (ΔV<sub>OUT2</sub>)

Indicates the dependency of the output voltage against the output current. The value shows how much the output voltage changes due to a change in the output current after fixing input voltage constant.

#### 1. 4 Dropout voltage (V<sub>drop</sub>)


Indicates the difference between input voltage ( $V_{IN1}$ ) and the output voltage when the output voltage becomes 98% of the output voltage value ( $V_{OUT3}$ ) at  $V_{IN} = V_{OUT(S)} + 1.0$  V after the input voltage ( $V_{IN}$ ) is decreased gradually.

$$V_{drop} = V_{IN1} - (V_{OUT3} \times 0.98)$$

## 1. 5 Output voltage temperature coefficient $\left(\frac{\Delta V_{OUT}}{\Delta Ta \bullet V_{OUT}}\right)$

The shaded area in **Figure 14** is the range where  $V_{OUT}$  varies in the operation temperature range when the output voltage temperature coefficient is  $\pm 130$  ppm/°C.

Example of S-1740/1741A10 typ. product



\*1.  $V_{OUT(E)}$  is the value of the output voltage measured at Ta = +25°C.

Figure 14

A change in the temperature of the output voltage  $[mV/^{\circ}C]$  is calculated using the following equation.

$$\frac{\Delta V_{OUT}}{\Delta Ta} \left[ mV/^{\circ}C \right]^{*1} = V_{OUT(S)} \left[ V \right]^{*2} \times \frac{\Delta V_{OUT}}{\Delta Ta \bullet V_{OUT}} \left[ ppm/^{\circ}C \right]^{*3} \div 1000$$

- \*1. Change in temperature of output voltage
- \*2. Set output voltage
- \*3. Output voltage temperature coefficient

#### 2. Power monitor block

#### 2. 1 Power monitoring output

This is a function that divides the input voltage  $(V_{IN})$  of the regulator into  $V_{IN}/2$  or  $V_{IN}/3$  and outputs the voltage. For example, a microcontroller can monitor a battery voltage by inputting output voltage  $(V_{PMOUT})$  to the microcontroller A/D converter.

#### 2. 2 Output voltage (V<sub>PMOUT</sub>)

This is the voltage of the divided  $V_{IN}$ , which is  $V_{IN}/2$  in the S-1740 Series and  $V_{IN}/3$  in the S-1741 Series.

#### 2. 3 Output offset voltage (V<sub>POF</sub>)

This is the power monitor block offset voltage when  $V_{IN}$ , the load current and the temperature are in a certain condition.

Caution If the certain condition is not satisfied, the output voltage may exceed the accuracy range of ±30 mV. Refer to "■ Electrical Characteristics" for details.

#### 2. 4 Output impedance (R<sub>PS</sub>)

This is the power monitor block impedance. It shows how much  $V_{PMOUT}$  changes when the load current changes. For example, the output impedance can be used in sampling rate calculation as signal source impedance when  $V_{PMOUT}$  from the PMOUT pin is input to the A/D converter as a microcontroller input signal.

#### 2. 5 Power-up time (t<sub>PU</sub>) (S-1740/1741 Series A / C type)

This is the time from when the power monitoring output is enabled until V<sub>PMOUT</sub> stabilizes.

 $V_{\text{PMOUT}}$ ,  $V_{\text{POF}}$  and  $R_{\text{PS}}$  are not guaranteed until the power-up time elapses.

#### 2. 6 "L" output Nch ON resistance (R<sub>PLOW</sub>) (S-1740/1741 Series A / C type)

The ON resistance of the N-channel transistor built into the power monitor block.

When the power monitoring output is disabled,  $V_{PMOUT}$  is set to the  $V_{SS}$  level by the built-in N-channel transistor.


#### Operation

#### 1. Regulator block

#### 1. 1 Basic operation

Figure 15 shows the block diagram of the regulator block to describe the basic operation.

The error amplifier compares the feedback voltage ( $V_{fb}$ ) whose output voltage ( $V_{OUT}$ ) is divided by the feedback resistors ( $R_s$  and  $R_f$ ) with the reference voltage ( $V_{ref}$ ). The error amplifier controls the output transistor, consequently, the regulator starts the operation that holds  $V_{OUT}$  constant without the influence of the input voltage ( $V_{IN}$ ).



#### \*1. Parasitic diode

Figure 15

#### 1. 2 Output transistor

In the S-1740/1741 Series, a low on-resistance P-channel MOS FET is used between the VIN pin and the VOUT pin as the output transistor. In order to keep  $V_{OUT}$  constant, the ON resistance of the output transistor varies appropriately according to the output current ( $I_{OUT}$ ).

Caution Since a parasitic diode exists between the VIN pin and the VOUT pin due to the structure of the transistor, the IC may be damaged by a reverse current if  $V_{OUT}$  becomes higher than  $V_{IN}$ . Therefore, be sure that  $V_{OUT}$  does not exceed  $V_{IN} + 0.3 \ V$ .

#### 1. 3 Overcurrent protection circuit

The S-1740/1741 Series has a built-in overcurrent protection circuit to limit the overcurrent of the output transistor. When the VOUT pin is shorted to the VSS pin, that is, at the time of the output short-circuit, the output current is limited to 60 mA typ. due to the overcurrent protection circuit operation. The S-1740/1741 Series restarts regulating when the output transistor is released from the overcurrent status.

Caution This overcurrent protection circuit does not work as for thermal protection. For example, when the output transistor keeps the overcurrent status long at the time of output short-circuit or due to other reasons, pay attention to the conditions of the input voltage and the load current so as not to exceed the power dissipation.

#### 2. Power monitor block

#### 2. 1 Basic operation

#### 2. 1. 1 S-1740/1741 Series A / C type

Figure 16 shows the block diagram of the S-1740/1741 Series A / C type to describe basic operation.

Reference voltage ( $V_{refpm}$ ) is generated by dividing the input voltage ( $V_{IN}$ ) to  $V_{IN}/2$  or  $V_{IN}/3$  using the dividing resistance ( $R_{pm1}$  and  $R_{pm2}$ ). Since the buffer amplifier constitutes a voltage follower, it can perform the feedback control so that the output voltage ( $V_{PMOUT}$ ) and  $V_{refpm}$  are the same. Low output impedance is realized by the buffer amplifier, while outputting  $V_{PMOUT}$  according to  $V_{IN}$ .

When "L" is input to the PMEN pin in the S-1740/1741 Series A type, or "H" is input to the PMEN pin in the C type, the current which flows to  $R_{pm1}$  and  $R_{pm2}$  and the current which flows to the buffer amplifier can be stopped. The buffer amplifier output is pulled down to  $V_{SS}$  by the built-in N-channel transistor, and  $V_{PMOUT}$  is set to the  $V_{SS}$  level.




Figure 16

#### 2. 1. 2 S-1740/1741 Series G type

Figure 17 shows the block diagram of the S-1740/1741 Series G type to describe basic operation.

 $V_{\text{refpm}}$  is made by dividing  $V_{\text{IN}}$  to  $V_{\text{IN}}/2$  or  $V_{\text{IN}}/3$  using  $R_{\text{pm1}}$  and  $R_{\text{pm2}}$ . Since the buffer amplifier constitutes a voltage follower, it can perform the feedback control so that  $V_{\text{PMOUT}}$  and  $V_{\text{refpm}}$  are the same. Low output impedance is realized by the buffer amplifier, while outputting  $V_{\text{PMOUT}}$  according to  $V_{\text{IN}}$ .




Figure 17

#### 2. 2 PMEN pin

#### 2. 2. 1 S-1740/1741 Series A / C type

The PMEN pin controls the enable circuit.

When "H" is input to the PMEN pin in the S-1740/1741 Series A type, or "L" is input to the PMEN pin in the C type, the enable circuit operates. This enables the power monitoring output and allows for monitoring of the power supply voltage. When "L" is input to the PMEN pin in the S-1740/1741 Series A type, or "H" is input to the PMEN pin in the C type, the enable circuit stops. This disables the power monitoring output, reducing the IC current consumption.

In addition, the PMEN pin has absolutely no effect on the operation of the regulator block.

Table 16

Product Type	PMEN Pin	Power monitoring output	Output Voltage	Current	VOUT Pin
Floudct Type	FIVICINFIII	Fower monitoring output	(V <sub>PMOUT</sub> )	Consumption	Voltage
Α	"H"	Enable	V <sub>PMOUT</sub> *1	$I_{SS1} + I_{SS1P}$	V <sub>OUT</sub>
Α	"L"	Disable	V <sub>SS</sub> level	I <sub>SS1</sub>	$V_{OUT}$
С	"L"	Enable	V <sub>PMOUT</sub> *1	$I_{SS1} + I_{SS1P}$	$V_{OUT}$
С	"H"	Disable	V <sub>SS</sub> level	I <sub>SS1</sub>	$V_{OUT}$

<sup>\*1.</sup> Refer to \*1 in Table 15 in "■ Electrical Characteristics".

**Figure 18** shows the internal equivalent circuit structure in relation to the PMEN pin. The PMEN pin is neither pulled up nor pulled down, so do not use it in the floating status. When not using the PMEN pin, connect it to the VIN pin. Note that the current consumption increases when a voltage of 0.25 V to  $V_{\text{IN}}-0.3$  V is applied to the PMEN pin.




Figure 18

#### 2. 3 PMEN pin voltage and output voltage (V<sub>PMOUT</sub>)

#### 2. 3. 1 S-1740/1741 Series A / C type

Figure 19 shows the relation between the PMEN pin voltage and the power monitoring output.

When "H" is input to the PMEN pin in the S-1740/1741 Series A type, or "L" is input to the PMEN pin in the C type, the power monitoring output is enabled. Once power-up time  $(t_{PU})$  = 10 ms max.\*<sup>1</sup> elapses, the output voltage  $(V_{PMOUT})$  will settle and the power supply voltage can be monitored.

When "L" is input to the PMEN pin in the S-1740/1741 Series A type, or "H" is input to the PMEN pin in the C type, the power monitoring output is disabled.  $V_{PMOUT}$  is set to the  $V_{SS}$  level by the built-in N-channel transistor. By inputting "H" and "L" alternately to the PMEN pin, allowing for minimization of current consumption during the period when the power supply voltage is not monitored.

\*1. When Ta = +25°C,  $V_{IN}$  = 3.6 V,  $C_{PM}$  = 220 nF, no load

#### Example of active "H"




Figure 19

**Remark**  $V_{PMEN} = V_{IN} \leftrightarrow V_{SS}$ 

#### ■ Typical Application in S-1740/1741 Series A / C Type

**Figure 20** shows the circuit diagram of the typical application in the S-1740/1741 Series A / C type, and **Figure 21** shows the timing chart.

As shown in **Figure 20**, connect the PMOUT pin to an analog input pin (AIN pin) of the A/D converter in the microcontroller. The microcontroller can monitor the battery voltage by inputting the output voltage (V<sub>PMOUT</sub>) to the A/D converter.

The input voltage from the battery is converted to output voltage by the regulator operation, and the microcontroller starts driving with the voltage. The power monitoring output can be controlled by inputting "H" and "L" signals output from the microcontroller I/O pin to the PMEN pin. Control the power monitoring output according to the A/D converter operation timing.

When inputting "H" to the PMEN pin in the S-1740/1741 Series A type, or "L" to the PMEN pin in the C type, the microcontroller monitors the battery voltage. The IC current consumption can be minimized by inputting "L" to the PMEN pin in the S-1740/1741 Series A type, or "H" to the PMEN pin in the C type when battery voltage is not monitored.




Figure 20

#### Example of active "H"




Figure 21

#### ■ Precautions

- Generally, when a voltage regulator is used under the condition that the load current value is small (1.0 μA or less), the output voltage may increase due to the leakage current of an output transistor.
- Generally, when a voltage regulator is used under the condition that the temperature is high, the output voltage may increase due to the leakage current of an output transistor.
- Generally, when a voltage regulator is used under the condition that the impedance of the power supply is high, an oscillation may occur. Perform thorough evaluation including the temperature characteristics with an actual application to select C<sub>IN</sub>.
- Generally, in a voltage regulator, an oscillation may occur depending on the selection of the external parts. The
  following use conditions are recommended in the S-1740/1741 Series, however, perform thorough evaluation including
  the temperature characteristics with an actual application to select C<sub>IN</sub>, C<sub>L</sub> and C<sub>PM</sub>.


Input capacitor ( $C_{IN}$ ): A ceramic capacitor with capacitance of 1.0  $\mu$ F or more is recommended. Output capacitor ( $C_L$ ): A ceramic capacitor with capacitance of 1.0  $\mu$ F to 100  $\mu$ F is recommended. Output capacitor ( $C_{PM}$ ): A ceramic capacitor with capacitance of 100 nF to 220 nF is recommended.


- Generally, in a voltage regulator, the values of an overshoot and an undershoot in the output voltage vary depending
  on the variation factors of input voltage start-up, input voltage fluctuation and load fluctuation etc., or the capacitance of
  C<sub>IN</sub>, C<sub>L</sub> or C<sub>PM</sub> and the value of the equivalent series resistance (ESR), which may cause a problem to the stable
  operation. Perform thorough evaluation including the temperature characteristics with an actual application to select
  C<sub>IN</sub>, C<sub>I</sub> and C<sub>PM</sub>.
- Generally, in a voltage regulator, if the VOUT pin is steeply shorted with GND, a negative voltage exceeding the absolute maximum ratings may occur in the VOUT pin due to resonance phenomenon of the inductance and the capacitance including C<sub>L</sub> on the application. The resonance phenomenon is expected to be weakened by inserting a series resistor into the resonance path, and the negative voltage is expected to be limited by inserting a protection diode between the VOUT pin and the VSS pin.
- Make sure of the conditions for the input voltage, output voltage and the load current so that the internal loss does not exceed the power dissipation.
- Do not apply an electrostatic discharge to this IC that exceeds the performance ratings of the built-in electrostatic protection circuit.
- When considering the output current value that the IC is able to output, make sure of the output current value specified in Table 14 in "■ Electrical Characteristics" and footnote \*5 of the table.
- Wiring patterns on the application related to the VIN pin, the VOUT pin and the VSS pin should be designed so that the
  impedance is low. When mounting C<sub>IN</sub> between the VIN pin and the VSS pin and C<sub>L</sub> between the VOUT pin and the
  VSS pin, connect the capacitors as close as possible to the respective destination pins of the IC.
- In the package equipped with heat sink of backside, mount the heat sink firmly. Since the heat radiation differs according to the condition of the application, perform thorough evaluation with an actual application to confirm no problems happen.
- SII Semiconductor Corporation claims no responsibility for any disputes arising out of or in connection with any infringement by products including this IC of patents owned by a third party.


## ■ Characteristics (Typical Data)

#### 1. Regulator block


1. 1 Output voltage vs. Output current (When load current increases) (Ta = +25°C)







1. 1. 3 V<sub>OUT</sub> = 3.5 V




**Remark** In determining the output current, attention should be paid to the following.


- The minimum output current value and footnote \*5 of Table 14 in "■ Electrical Characteristics"
- 2. Power dissipation

1. 2 Output voltage vs. Input voltage (Ta = +25°C)


1. 2. 1  $V_{OUT} = 1.0 V$ 



1. 2. 2  $V_{OUT} = 2.5 V$ 




1. 2. 3  $V_{OUT} = 3.5 V$ 




#### 1. 3 Dropout voltage vs. Output current


#### 1. 3. 1 V<sub>OUT</sub> = 1.0 V




#### 1. 3. 2 V<sub>OUT</sub> = 2.5 V



#### 1. 3. 3 V<sub>OUT</sub> = 3.5 V




## 1. 4 Dropout voltage vs. Set output voltage




#### 1. 5 Output voltage vs. Ambient temperature


#### 1. 5. 1 V<sub>OUT</sub> = 1.0 V



#### 1. 5. 2 V<sub>OUT</sub> = 2.5 V




#### 1. 5. 3 $V_{OUT} = 3.5 V$




#### 1. 6 Current consumption vs. Input voltage


## 1. 6. 1 V<sub>OUT</sub> = 1.0 V



#### 1. 6. 2 V<sub>OUT</sub> = 2.5 V




#### 1. 6. 3 $V_{OUT} = 3.5 V$




#### 1.7 Current consumption vs. Ambient temperature


#### 1. 7. 1 $V_{OUT} = 1.0 V$



#### 1. 7. 2 V<sub>OUT</sub> = 2.5 V




#### 1. 7. 3 V<sub>OUT</sub> = 3.5 V




#### 1. 8 Current consumption vs. Output current


## 1. 8. 1 V<sub>OUT</sub> = 1.0 V



## 1. 8. 2 V<sub>OUT</sub> = 2.5 V





#### 1. 8. 3 $V_{OUT} = 3.5 V$




#### 2. Power monitor block


#### 2. 1 Output voltage vs. Load current







#### 2. 2 Output voltage vs. Input voltage (Ta = +25°C)





#### 2. 3 Output voltage vs. Ambient temperature







#### ■ Reference Data


#### 1. Characteristics of input transient response ( $Ta = +25^{\circ}C$ )


#### 1. 1 V<sub>OUT</sub> = 1.0 V







#### 1. 2 V<sub>OUT</sub> = 2.5 V






#### 1. 3 $V_{OUT} = 3.5 V$







#### 2. Characteristics of load transient response (Ta = +25°C)


#### 2. 1 $V_{OUT} = 1.0 V$







#### 2. 2 $V_{OUT} = 2.5 V$






#### 2. 3 V<sub>OUT</sub> = 3.5 V







#### 3. Transient response characteristics of PMEN pin (Ta = +25°C)


#### 3. 1 $V_{PMOUT} = V_{IN}/2$






#### 3. 2 $V_{PMOUT} = V_{IN}/3$






#### 4. Ripple rejection (Ta = +25°C)


#### 4. 1 $V_{OUT} = 1.0 V$








4. 3  $V_{OUT} = 3.5 V$ 



#### 5. Example of equivalent series resistance vs. Output current characteristics (Ta = +25°C)








Figure 22

Figure 23





- \*1. C<sub>L</sub>: TDK Corporation C3216X7R1H105K160AB
- \*2. C<sub>PM</sub>: TDK Corporation C2012X7R1H104K


Figure 24

- \*1. C<sub>L</sub>: TDK Corporation C3216X7R1H105K160AB
- \*2.  $C_{PM}$ : TDK Corporation C2012X7R1H104K

Figure 25


## ■ Power Dissipation

#### SOT-23-5




Board	Power Dissipation (P <sub>D</sub> )
Α	0.52 W
В	0.63 W
С	_
D	_
Е	_

#### **HSNT-6(1212)**



Board	Power Dissipation (P <sub>D</sub> )
А	0.43 W
В	0.52 W
С	_
D	-
E	_

#### **HSNT-4(1010)**



Board	Power Dissipation (P <sub>D</sub> )
Α	0.26 W
В	0.32 W
С	_
D	
F	_

## SOT-23-3/5/6 Test Board

## (1) Board A





Item		Specification
Size [mm]		114.3 x 76.2 x t1.6
Material		FR-4
Number of copper foil layer		2
	1	Land pattern and wiring for testing: t0.070
Coppor foil lover [mm]	2	-
Copper foil layer [mm]	3	-
	4	74.2 x 74.2 x t0.070
Thermal via		-

## (2) Board B




Item		Specification
Size [mm]		114.3 x 76.2 x t1.6
Material		FR-4
Number of copper foil layer		4
	1	Land pattern and wiring for testing: t0.070
Cappar fail lavar [mm]	2	74.2 x 74.2 x t0.035
Copper foil layer [mm]	3	74.2 x 74.2 x t0.035
	4	74.2 x 74.2 x t0.070
Thermal via		-

No. SOT23x-A-Board-SD-1.0

## **HSNT-6(1212)** Test Board


## (1) Board A





Item		Specification
Size [mm]		114.3 x 76.2 x t1.6
Material		FR-4
Number of copper foil layer		2
	1	Land pattern and wiring for testing: t0.070
Conner feil lever [mm]	2	-
Copper foil layer [mm]	3	-
	4	74.2 x 74.2 x t0.070
Thermal via		-

## (2) Board B





Item		Specification
Size [mm]		114.3 x 76.2 x t1.6
Material		FR-4
Number of copper foil layer		4
	1	Land pattern and wiring for testing: t0.070
Cappar fail lavar [mm]	2	74.2 x 74.2 x t0.035
Copper foil layer [mm]	3	74.2 x 74.2 x t0.035
	4	74.2 x 74.2 x t0.070
Thermal via		-

No. HSNT6-A-Board-SD-1.0

## HSNT-4(1010) Test Board


## (1) Board A






Item		Specification	
Size [mm]		114.3 x 76.2 x t1.6	
Material		FR-4	
Number of copper foil layer		2	
	1	Land pattern and wiring for testing: t0.070	
Coppor foil layer [mm]	2	-	
Copper foil layer [mm]	3	-	
	4	74.2 x 74.2 x t0.070	
Thermal via		-	


## (2) Board B




Item		Specification	
Size [mm]		114.3 x 76.2 x t1.6	
Material		FR-4	
Number of copper foil layer		4	
Copper foil layer [mm]	1	Land pattern and wiring for testing: t0.070	
	2	74.2 x 74.2 x t0.035	
	3	74.2 x 74.2 x t0.035	
	4	74.2 x 74.2 x t0.070	
Thermal via		-	

No. HSNT4-B-Board-SD-1.0









## No. MP005-A-P-SD-1.3


TITLE	SOT235-A-PKG Dimensions	
No.	MP005-A-P-SD-1.3	
ANGLE	<b>\$</b> =	
UNIT	mm	
SII Semiconductor Corporation		




TITLE	SOT235-A-Carrier Tape	
No.	MP005-A-C-SD-2.1	
ANGLE		
UNIT	mm	
SII Semiconductor Corporation		



TITLE	SOT235-A-Reel			
No.	MP005-A-R-SD-1.1			
ANGLE	QTY. 3,000			
UNIT	mm			
SII Semiconductor Corporation				







X The heat sink of back side has different electric potential depending on the product. Confirm specifications of each product. Do not use it as the function of electrode.

## No. PM006-A-P-SD-1.1


TITLE	HSNT-6-B-PKG Dimensions	
No.	PM006-A-P-SD-1.1	
ANGLE	<b>\$</b> =	
UNIT	mm	
SII Semiconductor Corporation		





## No. PM006-A-C-SD-1.0


TITLE	HSNT-6-B-Carrier Tape	
No.	PM006-A-C-SD-1.0	
ANGLE		
UNIT	mm	
SII Semiconductor Corporation		



## No. PM006-A-R-SD-1.0

TITLE	HSNT-6-B-Reel			
No.	PM006-A-R-SD-1.0			
ANGLE	QTY. 5,000			
UNIT	mm			
SII Semiconductor Corporation				


#### **Land Pattern**



Caution It is recommended to solder the heat sink to a board in order to ensure the heat radiation.

注意 放熱性を確保する為に、PKGの裏面放熱板(ヒートシンク)を基板に 半田付けする事を推奨いたします。

#### Metal Mask Pattern




- Caution ① Mask aperture ratio of the lead mounting part is 100%.
  - 2 Mask aperture ratio of the heat sink mounting part is 40%.
  - 3 Mask thickness: t0.10mm to 0.12 mm


- 注意 ①リード実装部のマスク開口率は100%です。
  - ②放熱板実装のマスク開口率は40%です。
  - ③マスク厚み: t0.10mm~0.12 mm

TITLE	HSNT-6-B -Land Recommendation		
No.	PM006-A-L-SD-2.0		
ANGLE			
UNIT	mm		

SII Semiconductor Corporation

No. PM006-A-L-SD-2.0







※ The heat sink of back side has different electric potential depending on the product. Confirm specifications of each product. Do not use it as the function of electrode.

## No. PL004-A-P-SD-1.1


TITLE	HSNT-4-B-PKG Dimensions	
No.	PL004-A-P-SD-1.1	
ANGLE	<b>\$</b>	
UNIT	mm	
SII Semiconductor Corporation		





## No. PL004-A-C-SD-1.0


TITLE	HSNT-4-B-Carrier Tape
No.	PL004-A-C-SD-1.0
ANGLE	
UNIT	mm
SII Se	emiconductor Corporation



## No. PL004-A-R-SD-1.0

TITLE	HSNT-4-B-Reel			
No.	PL004	PL004-A-R-SD-1.0		
ANGLE	QTY. 10,000			
UNIT	mm			
SII Semiconductor Corporation				


## Land Pattern



Caution It is recommended to solder the heat sink to a board in order to ensure the heat radiation.

放熱性を確保する為に、PKGの裏面放熱板(ヒートシンク)を基板に 注意 半田付けする事を推奨いたします。

#### Metal Mask Pattern



- Caution ① Mask aperture ratio of the lead mounting part is 100%.
  - 2 Mask aperture ratio of the heat sink mounting part is 40%.
  - 3 Mask thickness: t0.10mm to 0.12 mm

注意 ①リード実装部のマスク開口率は100%です。

- ②放熱板実装のマスク開口率は40%です。
- ③マスク厚み: t0.10mm~0.12 mm

No. PL004-A-L-SD-2.0

TITLE	HSNT-4-B -Land Recommendation
No.	PL004-A-L-SD-2.0
ANGLE	
UNIT	mm
SII Semiconductor Corporation	

SII Semiconductor Corporation

## **Disclaimers (Handling Precautions)**

- 1. All the information described herein (product data, specifications, figures, tables, programs, algorithms and application circuit examples, etc.) is current as of publishing date of this document and is subject to change without notice.
- 2. The circuit examples and the usages described herein are for reference only, and do not guarantee the success of any specific mass-production design.
  - SII Semiconductor Corporation is not responsible for damages caused by the reasons other than the products or infringement of third-party intellectual property rights and any other rights due to the use of the information described herein.
- 3. SII Semiconductor Corporation is not responsible for damages caused by the incorrect information described herein.
- 4. Take care to use the products described herein within their specified ranges. Pay special attention to the absolute maximum ratings, operation voltage range and electrical characteristics, etc.
  - SII Semiconductor Corporation is not responsible for damages caused by failures and/or accidents, etc. that occur due to the use of products outside their specified ranges.
- 5. When using the products described herein, confirm their applications, and the laws and regulations of the region or country where they are used and verify suitability, safety and other factors for the intended use.
- 6. When exporting the products described herein, comply with the Foreign Exchange and Foreign Trade Act and all other export-related laws, and follow the required procedures.
- 7. The products described herein must not be used or provided (exported) for the purposes of the development of weapons of mass destruction or military use. SII Semiconductor Corporation is not responsible for any provision (export) to those whose purpose is to develop, manufacture, use or store nuclear, biological or chemical weapons, missiles, or other military use.
- 8. The products described herein are not designed to be used as part of any device or equipment that may affect the human body, human life, or assets (such as medical equipment, disaster prevention systems, security systems, combustion control systems, infrastructure control systems, vehicle equipment, traffic systems, in-vehicle equipment, aviation equipment, aerospace equipment, and nuclear-related equipment), excluding when specified for in-vehicle use or other uses. Do not use those products without the prior written permission of SII Semiconductor Corporation. Especially, the products described herein cannot be used for life support devices, devices implanted in the human body and devices that directly affect human life, etc.
  - Prior consultation with our sales office is required when considering the above uses.
  - SII Semiconductor Corporation is not responsible for damages caused by unauthorized or unspecified use of our products.
- 9. Semiconductor products may fail or malfunction with some probability.
  - The user of these products should therefore take responsibility to give thorough consideration to safety design including redundancy, fire spread prevention measures, and malfunction prevention to prevent accidents causing injury or death, fires and social damage, etc. that may ensue from the products' failure or malfunction.
  - The entire system must be sufficiently evaluated and applied on customer's own responsibility.
- 10. The products described herein are not designed to be radiation-proof. The necessary radiation measures should be taken in the product design by the customer depending on the intended use.
- 11. The products described herein do not affect human health under normal use. However, they contain chemical substances and heavy metals and should therefore not be put in the mouth. The fracture surfaces of wafers and chips may be sharp. Take care when handling these with the bare hands to prevent injuries, etc.
- 12. When disposing of the products described herein, comply with the laws and ordinances of the country or region where they are used.
- 13. The information described herein contains copyright information and know-how of SII Semiconductor Corporation. The information described herein does not convey any license under any intellectual property rights or any other rights belonging to SII Semiconductor Corporation or a third party. Reproduction or copying of the information described herein for the purpose of disclosing it to a third-party without the express permission of SII Semiconductor Corporation is strictly prohibited.
- 14. For more details on the information described herein, contact our sales office.

1.0-2016.01

