

# **8-BIT MICROCONTROLLER**

# GENERAL DESCRIPTION

The W78L801 is an 8-bit microcontroller which can accommodate a wide range of supply voltages with low power consumption. The instruction set for the W78L801 is fully compatible with the standard 8051. The W78L801 contains an 4K bytes Mask ROM; a 256 bytes RAM; four 8-bit bi-directional and bit-addressable I/O ports; an additional 6-bit I/O port P4; two 16-bit timer/counters; a hardware watchdog timer. These peripherals are supported by a twelve sources two-level interrupt capability. The W78L801 does not contain serial port.

The W78L801 microcontroller has two power reduction modes, idle mode and power-down mode, both of which are software selectable. The idle mode turns off the processor clock but allows for continued peripheral operation. The power-down mode stops the crystal oscillator for minimum power consumption. The external clock can be stopped at any time and in any state without affecting the processor.

# FEATURES

- Fully static design 8-bit CMOS microcontroller
- Wide supply voltage of 1.8V to 5.5V
- DC-24 MHz operation
- 256 bytes of on-chip scratchpad RAM
- 4 KB Mask-ROM
- 64 KB program memory address space
- 64 KB data memory address space
- Four 8-bit bi-directional ports
- Two 16-bit timer/counters
- Watchdog Timer
- Direct LED drive outputs
- Twelve sources, two-level interrupt capability
- Wake-up via external interrupts at Port 1
- EMI reduction mode
- Built-in power management
- Code protection mechanism
- Packages:
  - DIP 40: W78L801-24
  - PLCC 44: W78L801P-24
  - PQFP 44: W78L801F-24



# **PIN CONFIGURATIONS**

40-Pin DIP (W78L801) INT2, P1.0 40 1 39 🗆 P0.0, AD0 INT3, P1.1 🗌 2 INT4,P1.2 🗆 3 38 🗍 P0.1, AD1 37 D P0.2, AD2 36 D P0.3, AD3 INT5,P1.3 4 INT6,P1.4 🗌 5 INT7,P1.5 [ 6 INT8,P1.6 [ 7 INT9,P1.7 [ 8 35 🗍 P0.4, AD4 34 P0.5, AD5 33 P0.6, AD6 RST 🗆 9 32 🛛 P0.7, AD7 P3.0 [ 10 P3.1 [ 11 INTO, P3.2 [ 12 31 EA 30 ALE,P4.5 29 D PSEN,P4.6 INT1, P3.3 [ 13 T0, P3.4 [ 14 28 🗍 P2.7, A15 27 🛛 P2.6, A14 

 10, P3.4
 14

 T1, P3.5
 15

 WR, P3.6
 16

 RD, P3.7
 17

 XTAL2
 18

 XTAL1
 19

 VSS
 20

 26 🛛 P2.5, A13 25 🏳 P2.4, A12 24 🗍 P2.3, A11 23 🗍 P2.2, A10 22 🗌 P2.1, A9 21 🗌 P2.0, A8 44-Pin QFP (W78L801F) 44-Pin PLCC (W78L801P) | | | | | N N N N T T T T 5 4 3 2 A A A D D D 0 1 2 N T 6 | | | N N N T T T 4 3 2 A D 3  $\begin{array}{cccc} A & A & A & A \\ D & D & D & D \\ 0 & 1 & 2 & 3 \end{array}$ N T 6 N T 5 

 b
 5
 4
 3
 2
 5
 1
 2

 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P , , , , , P P P P 0 0 0 0 
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 P
 6 5 4 3 2 1 44 43 42 41 40 7 44 43 42 41 40 39 38 37 36 35 34 P0.4, AD4
P0.5, AD5 1 🗴 33 끄 P0.4, AD4 INT7,P1.5 INT7, P1.5 💷 39 D P0.5, AD5 2 32 INT8, P1.6 📖 INT8,P1.6 8 38 D P0.6, AD6 31 INT9,P1.7 9 D P0.6, AD6 INT9, P1.7 🎞 3 37 <u>R</u>S 🗆 10 ☐ P0.7, AD7 ☐ EA ☐ P4.1 RST 🞞 4 30 🞞 P0.7, AD7 36 P3.0 🞞 5 29 \_\_\_\_\_ P3.0 □ 11 35 28 P4.3 🕮 6 🖽 P4.1 P4.3 🗆 12 34 13 ALE,P4.5 P3.1 🕮 7 27 \_\_\_\_ ALE, P4.5 33 P3.1 🗆 26 PSEN, P4.6 INT0, P3.2 □ PSEN, P4.6 □ P2.7, A15 8 14 32 INT0, P3.2 🖂 9 25 INT1, P3.3 □ 🖽 P2.7, A15 INT1, P3.3 □ 15 31 T0, P3.4 🎞 10 24 🖽 P2.6, A14 16 P2.6, A14
P2.5, A13 30 T0, P3.4 🛛 11 23 12 13 14 15 16 17 18 19 20 21 22 11 17 D P2.5, A13 T1, P3.5 📖 29 T1, P3.5 🗆 18 19 20 21 22 23 24 25 26 27 28 
 P P X X V P P P P P P P

 3 3 T T S 4 2 2 2 2 2

 . A A S

 6 7 L L

 0 0 1 2 3 4

 , , 2 1
 P P X X V P P P P P P 3 3 T T S 4 2 2 2 2 2 . . A A S . . . . . 6 7 L L 0 0 1 2 3 4 ; ; 2 1 . . . . . , , , , , , A A A A A 8 9 1 1 1 0 1 2 ì ì , , / / W R R D , , , , A A A 8 9 1 0 , , A A 1 1 1 2 W R R D




# **PIN DESCRIPTION**

SYMBOL	DESCRIPTIONS						
ĒĀ	<b>EXTERNAL ACCESS ENABLE</b> : This pin forces the processor to execute out of external ROM. It should be kept high to access internal ROM. The ROM address and						
	data will not be presented on the bus if EA pin is high and the program counter is within on-chip ROM area. Otherwise they will be presented on the bus.						
PSEN	<b>PROGRAM STORE ENABLE:</b> PSEN enables the external ROM data onto the Port 0 address/ data bus during fetch and MOVC operations. When internal ROM access is performed, no PSEN strobe signal outputs from this pin. This pin also serves the alternative function P4.6.						
ALE	<b>ADDRESS LATCH ENABLE</b> : ALE is used to enable the address latch that separates the address from the data on Port 0. This pin also serves the alternative function P4.5						
RST	<b>RESET</b> : A high on this pin for two machine cycles while the oscillator is running resets the device.						
XTAL1	<b>CRYSTAL1</b> : This is the crystal oscillator input. This pin may be driven by an external clock.						
XTAL2	CRYSTAL2: This is the crystal oscillator output. It is the inversion of XTAL1.						
Vss	GROUND: Ground potential						
Vdd	POWER SUPPLY: Supply voltage for operation.						
P0.0-P0.7	<b>PORT 0</b> : Port 0 is a bi-directional I/O port which also provides a multiplexed low order address/data bus during accesses to external memory. The pins of Port 0 can be individually configured to open-drain or standard port with internal pull-ups.						
P1.0-P1.7	<b>PORT 1</b> : Port 1 is a bi-directional I/O port with internal pull-ups. The bits have alternate functions which are described below: INT2–INT9(P1.0–P1.7): External interrupt 2 to 9						
P2.0-P2.7	<b>PORT 2</b> : Port 2 is a bi-directional I/O port with internal pull-ups. This port also provides the upper address bits for accesses to external memory.						
P3.0-P3.7	<b>PORT 3</b> : Port 3 is a bi-directional I/O port with internal pull-ups. The pins P3.4 to P3.7 can be configured with high sink current which can drive LED displays directly. All bits have alternate functions, which are described below:						
	INT0 (P3.2) : External Interrupt 0						
	INT1 (P3.3) : External Interrupt 1						
	T0(P3.4) : Timer 0 External Input T1(P3.5) : Timer 1 External Input						
	WR (P3.6) : External Data Memory Write Strobe						
	RD (P3.7) : External Data Memory Read Strobe						
P4.0-P4.6	<b>PORT 4:</b> A 6-bit bi-directional I/O port which is bit-addressable. Pins P4.0 to P4.3 are available on 44-pin PLCC/QFP package. Pins P4.5 and P4.6 are the alternative function corresponding to ALE and PSEN.						



# **BLOCK DIAGRAM**



# FUNCTIONAL DESCRIPTION

The W78L801 architecture consists of a core controller surrounded by various registers, five general purpose I/O ports, 256 bytes of RAM, two timer/counters. The processor supports 111 different opcodes and references both a 64K program address space and a 64K data storage space.

### Timers 0, 1

Timers 0, 1 each consist of two 8-bit data registers. These are called TL0 and TH0 for Timer 0, TL1 and TH1 for Timer 1. The TCON and TMOD registers provide control functions for timers 0 and 1. The operations of Timer 0 and Timer 1 are the same as in the W78C51.

### I/O Port Options

The Port 0 and Port 3 of W78L801 may be configured with different types by setting the bits of the Port Options Register POR that is located at 86H. The pins of Port 0 can be configured with either the open drain or standard port with internal pull-up. By the default, Port 0 is an open drain bi-directional



I/O port. When the PUP bit in the POR register is set, the pins of Port 0 will perform a quasi-bidirectional I/O port with internal pull-up that is structurally the same as Port 2. The high nibble of Port 3 (P3.4 to P3.7) can be selected to serve the direct LED displays drive outputs by setting the HDx bit in the PO register. When the HDx bit is set, the corresponding pin P3.x can sink about 20mA current for driving LED display directly. After reset, the POR register is cleared and the pins of Ports 0 and 3 are the same as those of the standard 80C31. The POR register is shown below.

### Port Options Register

Bit:	7	6	5	4	3	2	1	0
	EP6	EP5	-	HD7	HD6	HD5	HD4	PUP
	Mnemon	ic: POR		Ado	4			

PUP : Enable Port 0 weak pull-up.

HD4-7: Enable pins P3.4 to P3.7 individually with High Drive outputs.

EP5 : Enable P4.5. To set this bit shifts ALE pin to the alternate function P4.5.

EP6 : Enable P4.6. To set this bit shifts PSEN pin to the alternate function P4.6

### Port 4

The W78L801 has one additional bit-addressable I/O port P4 in which the port address is D8H. The Port 4 contains seven bits; P4.0 to P4.3 are only available on 44-pin PLCC/QFP package; P4.5 and

P4.6 are the alternate function corresponding to pins ALE, PSEN. When program is running in the internal memory without any access to external memory, ALE and PSEN may be individually configured to the alternate functions P4.5 and P4.6 that serve as general purpose I/O pins. To enable I/O port P4.5 and P4.6, the bits EP5 and EP6 in the POR register must be set. During reset, the ALE

and PSEN perform as in the standard 80C32. The alternate functions P4.5 and P4.6 must be enabled by software. Care must be taken with the ALE pins when configured as the alternate functions. The ALE will emit pulses until either the EP5 bit in POR register or AO bit in AUXR register is set to 1. i.e. User's applications should elude the ALE pulses before software configure it with I/O port P4.5.

#### Port 4

Bit:	7	6	5	4	3	2	1	0
	-	P4.6	P4.5	-	P4.3	P4.2	P4.1	P4.0
	Mnemo	nic: P4		Addr	ess: D8H			

### Interrupt System

The W78L801 has twelve interrupt sources: INTO and INT1; Timer 0,1; INT2 to INT9. Each interrupt vectors to a specific location in program memory for its interrupt service routine. Each of these sources can be individually enabled or disabled by setting or clearing the corresponding bit in Special Function Register IE0 and IE1. The individual interrupt priority level depends on the Interrupt Priority Register IP0 and IP1. Additional external interrupts INT2 to INT9 are level sensitive and may be used to awake the device from power down mode. The Port 1 interrupts can be initialized to either active HIGH or LOW via setting the Interrupt Polarity Register IX. The IRQ register contains the flags of Port



1 interrupts. Each flag in IRQ register will be set when an interrupt request is recognized but <u>must be</u> <u>cleared by software</u>. Note that the interrupt flags have to be cleared before the interrupt service routine is completed, or else another interrupt will be generated.

### Interrupt Enable Register 0

Bit:	7	6	5	4	3	2	1	0
	EA	-	-	-	ET1	EX1	ET0	EX0
	Mnem	onic: IE		Addres	ss: A8H			

EA : Global enable. Enable/disable all interrupts.

ET1: Enable Timer 1 interrupt

EX1: Enable external interrupt 1

ET0: Enable Timer 0 interrupt

EX0: Enable external interrupt 0

### **Interrupt Enable Register 1**

Bit:	7	6	5	4	3	2	1	0
	EX9	EX8	EX7	EX6	EX5	EX4	EX3	EX2
	Mnemo	onic: IE1		Addre	ess: E8H			

EX9: Enable external interrupt 9

EX8: Enable external interrupt 8

EX7: Enable external interrupt 7

EX6: Enable external interrupt 6

EX5: Enable external interrupt 5

EX4: Enable external interrupt 4

EX3: Enable external interrupt 3

EX2: Enable external interrupt 2

Note: 0 = interrupt disabled, 1 = interrupt enabled.

### **Interrupt Priority Register 0**

Bit:	7	6	5	4	3	2	1	0
	-	PS1	PT2	PS	PT1	PX1	PT0	PX0
	Mnemo	onic: IP0		Addre	ess: B8h			

IP.7: Unused.

PS1: This bit defines the Serial port 1 interrupt priority. PS = 1 sets it to higher priority level.

PT2: This bit defines the Timer 2 interrupt priority. PT2 = 1 sets it to higher priority level.

PS : This bit defines the Serial port 0 interrupt priority. PS = 1 sets it to higher priority level.

PT1: This bit defines the Timer 1 interrupt priority. PT1 = 1 sets it to higher priority level.

PX1: This bit defines the External interrupt 1 priority. PX1 = 1 sets it to higher priority level.

PT0: This bit defines the Timer 0 interrupt priority. PT0 = 1 sets it to higher priority level.

PX0: This bit defines the External interrupt 0 priority. PX0 = 1 sets it to higher priority level.



### **Interrupt Priority Register 1**

Bit:	7	6	5	4	3	2	1	0
	PX9	PX8	PX7	PX6	PX5	PX4	PX3	PX2
	Mnemonic: IP1			Address: F8h				

PX9: This bit defines the External interrupt 9 priority. PX9 = 1 sets it to higher priority level. PX8: This bit defines the External interrupt 8 priority. PX8 = 1 sets it to higher priority level. PX7: This bit defines the External interrupt 7 priority. PX7 = 1 sets it to higher priority level. PX6: This bit defines the External interrupt 6 priority. PX6 = 1 sets it to higher priority level. PX5: This bit defines the External interrupt 5 priority. PX5 = 1 sets it to higher priority level. PX4: This bit defines the External interrupt 4 priority. PX4 = 1 sets it to higher priority level. PX3: This bit defines the External interrupt 3 priority. PX3 = 1 sets it to higher priority level. PX2: This bit defines the External interrupt 2 priority. PX2 = 1 sets it to higher priority level.

### **Interrupt Polarity Register**

Bit:	7	6	5	4	3	2	1	0
	IL9	IL8	IL7	IL6	IL5	IL4	IL3	IL2
	N Ava a vaa	ania, IV		۸ ما ما برم				

Mnemonic: IX

Address: E9H

- IL9: External interrupt 9 polarity level.
- IL8: External interrupt 8 polarity level.
- IL7: External interrupt 7 polarity level.
- IL6: External interrupt 6 polarity level.
- IL5: External interrupt 5 polarity level.
- IL4: External interrupt 4 polarity level.
- IL3: External interrupt 3 polarity level.
- IL2: External interrupt 2 polarity level.

Note: 0 = active LOW, 1 = active HIGH.

### Interrupt Request Flag Register

Bit:	7	6	5	4	3	2	1	0
	IQ9	IQ8	IQ7	IQ6	IQ5	IQ4	IQ3	IQ2
	Mnemo	onic: IRQ		Addre	ess: C0H			

- IQ9: External interrupt 9 request flag.
- IQ8: External interrupt 8 request flag.
- IQ7: External interrupt 7 request flag.
- IQ6: External interrupt 6 request flag.
- IQ5: External interrupt 5 request flag.
- IQ4: External interrupt 4 request flag.
- IQ3: External interrupt 3 request flag.
- IQ2: External interrupt 2 request flag.




SOURCE	FLAG	PRIORITY LEVEL	VECTOR ADDRESS
External Interrupt 0	IE0	(highest)	0003H
External Interrupt 5	IQ5		0053H
Timer 0 Overflow	TF0		000BH
External Interrupt 6	IQ6		005BH
External Interrupt 1	IE1		0013H
External Interrupt 2	IQ2		003BH
External Interrupt 7	IQ7		0063H
Timer 1 Overflow	TF1		001BH
External Interrupt 3	IQ3		0043H
External Interrupt 8	IQ8		006BH
External Interrupt 4	IQ4		004BH
External Interrupt 9	IQ9	(lowest)	0073H

Table.1 Priority level for simultaneous requests of the same priority interrupt sources

### Watchdog Timer

The Watchdog timer is a free-running timer which can be programmed by the user to serve as a system monitor, a time-base generator or an event timer. It is basically a set of dividers that divide the system clock. The divider output is selectable and determines the time-out interval. When the time-out occurs, a system reset can be caused if it is enabled. The main use of the Watchdog timer is as a system monitor. This is important in real-time control applications. In case of power glitches or electro-magnetic interference, the processor may begin to execute errant code. If this is left unchecked the entire system may crash. The watchdog time-out selection will result in different time-out values depending on the clock speed. The Watchdog timer will be disabled on reset. In general, software should restart the Watchdog timer to put it into a known state. The control bits that support the Watchdog timer are discussed below.

#### Watchdog Timer Control Register



ENW : Enable watch-dog if set.

CLRW : Clear watch-dog timer and prescaler if set. This flag will be cleared automatically

WIDL : If this bit is set, watch-dog is enabled under IDLE mode. If cleared, watch-dog is disabled under IDLE mode. Default is cleared.

PS2, PS1, PS0 : Watch-dog prescaler timer select. Prescaler is selected when set PS2–0 as follows:

PS2	PS1	PS0	PRESCALER SELECT
0	0	0	2
0	1	0	4




Continued

PS2	PS1	PS0	PRESCALER SELECT
0	0	1	8
0	1	1	16
1	0	0	32
1	0	1	64
1	1	0	128
1	1	1	256

The time-out period is obtained using the following formula:

 $\frac{1}{OSC} {\times} 2^{14} {\times} PRESCALER {\times} 1000 {\times} 12 \text{ mS}$ 

Before Watchdog time-out occurs, the program must clear the 14-bit timer by writing 1 to WDTC.6 (CLRW). After 1 is written to this bit, the 14-bit timer , prescaler and this bit will be reset on the next instruction cycle. The Watchdog timer is cleared on reset.



Typical Watch-Dog time-out period when OSC = 20 MHz

h			
PS2	PS1	PS0	WATCHDOG TIME-OUT PERIOD
0	0	0	19.66 mS
0	1	0	39.32 mS
0	0	1	78.64 mS
0	1	1	157.28 mS
1	0	0	314.57 mS
1	0	1	629.14 mS
1	1	0	1.25 S
1	1	1	2.50 S



### Clock

The W78L801 is designed to be used with either a crystal oscillator or an external clock. Internally, the clock is divided by two before it is used. This makes the W78L801 relatively insensitive to duty cycle variations in the clock. The W78L801 incorporates a built-in crystal oscillator. To make the oscillator work, a crystal must be connected across pins XTAL1 and XTAL2. In addition, a load capacitor must be connected from each pin to ground. An external clock source should be connected to pin XTAL1. Pin XTAL2 should be left unconnected. The XTAL1 input is a CMOS-type input, as required by the crystal oscillator.

### **Power Management**

### Idle Mode

The idle mode is entered by setting the IDL bit in the PCON register. In the idle mode, the internal clock to the processor is stopped. The peripherals and the interrupt logic continue to be clocked. The processor will exit idle mode when either an interrupt or a reset occurs.

### Power-down Mode

When the PD bit in the PCON register is set, the processor enters the power-down mode. In this mode all of the clocks are stopped, including the oscillator. To exit from power-down mode is by a hardware reset or external interrupts INT2 to INT9 when enabled.

### **AUXR - Auxiliary Register**



AO: Turn off ALE signal.

### Reduce EMI Emission

Because of the on-chip ROM, when a program is running in internal ROM space, the ALE will be unused. The transition of ALE will cause noise, so it can be turned off to reduce the EMI emission if it is not needed. Turning off the ALE signal transition only requires setting the bit 0 of the AUXR SFR, which is located at 08Eh. When ALE is turned off, it will be reactivated when the program accesses external ROM/RAM data or jumps to execute an external ROM code. The ALE signal will turn off again after it has been completely accessed or the program returns to internal ROM code space.

### Reset

The external RESET signal is sampled at S5P2. To take effect, it must be held high for at least two machine cycles while the oscillator is running. An internal trigger circuit in the reset line is used to deglitch the reset line when the W78L801 is used with an external RC network. The reset logic also has a special glitch removal circuit that ignores glitches on the reset line.

During reset, the ports are initialized to FFH, the stack pointer to 07H, PCON (with the exception of bit 4) to 00H, and all of the other SFR registers except SBUF to 00H. SBUF is not reset.



# **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
DC Power Supply	VDD-VSS	-0.3	+6.0	V
Input Voltage	Vin	Vss -0.3	Vdd +0.3	V
Operating Temperature	TA	0	70	°C
Storage Temperature	Тѕт	-55	+150	°C

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

# **DC CHARACTERISTICS**

Vss = 0V ;  $T_{A}$  = 25  $^{\circ}$  C; unless otherwise specified.

PARAMETER	SYM.	SPE	CIFICAT	ION	TEST CONDITIONS
		MIN.	MAX.	UNIT	
Operating Voltage	Vdd	2.2	5.5	V	
Operating Current	IDD	-	20	mA	VDD = 5.5V, 16 MHz, no load, RST = 1
		-	3	mA	VDD = 2.2V, 16 MHz, no load, RST = 1
Idle Current	IDLE	-	6	mA	VDD = 5.5V, 16 MHz, no load
		-	1.5	mA	VDD = 2.2V, 16 MHz, no load
Power Down Current	IPWDN	-	50	μΑ	VDD = 5.5V, no load
		-	30	μΑ	VDD = 2.2V, no load
	Input				
Input Current	lin	-50	+10	μΑ	VDD = 5.5V
P1, P2, P3, P4					VIN = 0V or VDD
Input Current	lin2	-60	+300	μΑ	VDD = 5.5V
RST					0 < VIN< VDD
Input Leakage Current	ILK1	-10	+10	μΑ	VDD = 5.5V
P0, EA					0V< VIN < VDD
Logic 1-to-0 Transition	Itl	-500	-200	μA	Vdd = 5.5V
Current P1, P2, P3, P4					VIN = 2V



### DC Characteristics, continued

PARAMETER	SYM.	SI	PECIFICATI	ON	TEST CONDITIONS
		MIN.	MAX.	UNIT	
Input Low Voltage	VIL1	0	0.8	V	VDD = 5.5V
P1, P2, P3, P4, EA		0	0.5	V	VDD = 2.2V
Input Low Voltage	VIL2	0	0.8	V	VDD = 5.5V
RST <sup>[*3]</sup>		0	0.3	V	VDD = 2.2V
Input Low Voltage	VIL3	0	0.8		VDD = 5.5V
XTAL1 <sup>[*3]</sup>		0	0.6	V	VDD = 2.2V
Input High Voltage	VIH1	2.4	Vdd +0.2	V	VDD = 5.5V
P1, P2, P3, P4		1.4	Vdd +0.2	V	VDD = 2.2V
Input High Voltage	VIH2	3.5	Vdd +0.2	V	VDD = 5.5V
RST		1.7	Vdd +0.2	V	VDD = 2.2V
Input High Voltage	Vінз	3.5	Vdd +0.2	V	VDD = 5.5V
XTAL1 <sup>[*4]</sup>		1.6	Vdd +0.2	V	VDD = 2.2V
	Output				
Output Low Voltage	Vol1	-	0.45	V	VDD = 4.5V, $IOL = +2 mA$
P1, P2, P3, P4 <0:4>		-	0.25	V	VDD = 2.2V, $IOL = +1 mA$
Output Low Voltage	Vol2	-	0.45	V	VDD = 4.5V, $IOL = +4 mA$
P0, ALE, PSEN <sup>[*4]</sup>		-	0.25	V	VDD = 2.2V, $IOL = +2 mA$
Sink Current	Isĸ1	4	12	mA	VDD = 4.5V, VS = 0.45V
P1, P2, P3 <sup>[5]</sup> , P4<0:4>		1.8	5.4	mA	VDD = 2.2V, Vin = 0.4V
Sink Current	lsĸ2	10	20	mA	VDD = 4.5V, VS = 0.45V
P0, ALE, PSEN, P4<5:6>		4.5	9	mA	VDD = 2.2V, Vin = 0.4V
Sink Current	lsкз	15	24	mA	VDD = 4.5V, VS = 0.45V
P3.4 to P3.7 in High-drive Mode		12	24	mA	VDD = 4.5V, Vin = 0.45V



#### DC Characteristics, continued

PARAMETER	SYM.	SPE	CIFICAT	ION	TEST CONDITIONS
		MIN.	MAX.	UNIT	
Output High Voltage	VOH1	2.4	-	V	Vdd = 4.5V, Ioh = 100 $\mu$ A
P1, P2, P3, P4		1.4	-	V	Vdd = 2.2V, Ioh = -8 $\mu$ A
Output High Voltage	Voh2	2.4	-	V	Vdd = 4.5V, Ioh = 100 $\mu$ A
P0, ALE, PSEN <sup>[*4]</sup>		1.4	-	V	Vdd = 2.2V, Ioh = -400 $\mu$ A
Source Current	lsr1	-120	-250	μA	VDD = 4.5V, Vs = 2.4V
P1, P2, P3, P4<0:4>		-12	-33	μA	VDD = 2.2V, Vin = 1.4V
Source Current	lsr2	-8	-14	mA	VDD = 4.5V, Vs = 2.4V
P0, ALE, PSEN, P4<5:6>		-1.1	-2.4	mA	VDD = 2.2V, Vin = 1.4V

Notes:

\*1. RST pin has an internal pull-down.

\*2. Pins of P1 and P3 can source a transition current when they are being externally driven from 1 to 0.


\*3. RST is a Schmitt trigger input and XTAL1 is a CMOS input.

\*4. P0, P2, ALE and /PSEN are tested in the external access mode.

\*5. P3.4 to P3.7 are in normal mode.

# AC CHARACTERISTICS

# **Clock Input Waveform**



PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTES
Operating Speed	Fop	0	-	16	MHz	1
Clock Period	Тср	25	-	-	nS	2
Clock High	Тсн	10	-	-	nS	3
Clock Low	Tc∟	10	-	-	nS	3

Notes:

2. The TCP specification is used as a reference in other specifications.

3. There are no duty cycle requirements on the XTAL1 input.

<sup>1.</sup> The clock may be stopped indefinitely in either state.



# **Program Fetch Cycle**

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTES
Address Valid to ALE Low	TAAS	1 Tcp - $\Delta$	-	-	nS	4
Address Hold from ALE Low	Таан	1 Tcp - $\Delta$	-	-	nS	1, 4
ALE Low to PSEN Low	TAPL	1 TCP - $\Delta$	-	-	nS	4
PSEN Low to Data Valid	Tpda	-	-	2 Тср	nS	2
Data Hold after PSEN High	TPDH	0	-	1 TCP	nS	3
Data Float after PSEN High	Tpdz	0	-	1 TCP	nS	
ALE Pulse Width	Talw	2 TCP - $\Delta$	2 TCP	-	nS	4
PSEN Pulse Width	Tpsw	3 Tcp -Δ	3 Тср	-	nS	4

Notes:

1. P0.0–P0.7, P2.0–P2.7 remain stable throughout entire memory cycle.

2. Memory access time is 3 TCP.

3. Data have been latched internally prior to  $\overrightarrow{\mathsf{PSEN}}$  going high.

4. " $\Delta$ " (due to buffer driving delay and wire loading) is 20 nS.

# **Data Read Cycle**

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE S
ALE Low to RD Low	Tdar	3 Tcp - $\Delta$	-	3 Tcp + $\Delta$	nS	1, 2
RD Low to Data Valid	Tdda	-	-	4 Тср	nS	1
Data Hold from RD High	Tddh	0	-	2 TCP	nS	
Data Float from RD High	Tddz	0	-	2 TCP	nS	
RD Pulse Width	Tdrd	6 Tcp -Δ	6 Тср	-	nS	2

Notes:

1. Data memory access time is 8 TCP.

2. " $\Delta$ " (due to buffer driving delay and wire loading) is 20 nS.

# Data Write Cycle

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
ALE Low to WR Low	Tdaw	3 TCP - $\Delta$	-	3 Tcp + $\Delta$	nS
Data Valid to WR Low	Tdad	1 Tcp -Δ	-	-	nS
Data Hold from WR High	Towd	1 Tcp -Δ	-	-	nS
WR Pulse Width	Tdwr	6 Tcp -Δ	6 Тср	-	nS

Note: " $\Delta$ " (due to buffer driving delay and wire loading) is 20 nS.




### **Port Access Cycle**

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Port Input Setup to ALE Low	TPDS	1 TCP	-	-	nS
Port Input Hold from ALE Low	Тррн	0	-	-	nS
Port Output to ALE	Tpda	1 TCP	-	-	nS


Note: Ports are read during S5P2, and output data becomes available at the end of S6P2. The timing data are referenced to ALE, since it provides a convenient reference.

# TIMING WAVEFORMS

### **Program Fetch Cycle**




### **Data Read Cycle**






Timing Waveforms, continued

# **Data Write Cycle**




# Port Access Cycle






# PACKAGE DIMENSIONS

### 40-pin DIP



### 44-pin PLCC




Publication Release Date: February 1999 Revision A3




Package Dimensions, continued

### 44-pin PQFP





# **KEYBOARD APPLICATION CIRCUIT**







#### Headquarters

No. 4, Creation Rd. III,FScience-Based Industrial Park,1Hsinchu, TaiwanFTEL: 886-3-5790661FAX: 886-3-5792766Fhttp://www.winbond.com.tw/Voice & Fax-on-demand: 886-2-27197006

#### **Taipei Office**

11F, No. 115, Sec. 3, Min-Sheng East Rd., Taipei, Taiwan TEL: 886-2-27190505 FAX: 886-2-27197502

Winbond Electronics (H.K.) Ltd. Rm. 803, World Trade Square, Tower II, 123 Hoi Bun Rd., Kwun Tong, Kowloon, Hong Kong TEL: 852-27513100 FAX: 852-27552064 Winbond Electronics North America Corp. Winbond Memory Lab. Winbond Microelectronics Corp. Winbond Systems Lab. 2727 N. First Street, San Jose, CA 95134, U.S.A. TEL: 408-9436666 FAX: 408-5441798

Note: All data and specifications are subject to change without notice.