



## A42L8316 Series

**Preliminary**      **256K X 16 CMOS DYNAMIC RAM WITH EDO PAGE MODE**

---

### Document Title

**256K X 16 CMOS DYNAMIC RAM WITH EDO PAGE MODE**

### Revision History

<u>Rev. No.</u>	<u>History</u>	<u>Issue Date</u>	<u>Remark</u>
0.0	Initial issue	January 26, 1999	Preliminary
0.1	Modify AC data	August 20, 2002	



# A42L8316 Series

## Preliminary 256K X 16 CMOS DYNAMIC RAM WITH EDO PAGE MODE

### Features

- Organization: 262,144 words X 16 bits
- Part Identification
  - A42L8316 (512 Ref.)
- Single 3.3V power supply/built-in VBB generator
- Low power consumption
  - Operating: 110mA (-30 max)
  - Standby: 2.5mA (TTL), 1.5mA (CMOS)  
1.0mA (Self-refresh current)
- High speed
  - 30/35/40 ns  $\overline{\text{RAS}}$  access time
  - 16/17/18 ns column address access time
  - 9/10/11 ns  $\overline{\text{CAS}}$  access time
  - 14/16/18 ns EDO Page Mode Cycle Time
- Industrial operating temperature range: -40°C to 85°C for -U
- Fast Page Mode with Extended Data Out
- Separate  $\overline{\text{CAS}}$  ( $\overline{\text{UCAS}}$ ,  $\overline{\text{LCAS}}$ ) for byte selection
- 512 Refresh Cycle in 8ms
- Read-modify-write,  $\overline{\text{RAS}}$  -only,  $\overline{\text{CAS}}$  -before-  $\overline{\text{RAS}}$ , Hidden refresh capability
- TTL-compatible, three-state I/O
- JEDEC standard packages
  - 400mil, 40-pin SOJ
  - 400mil, 40/44 TSOP type II package

### General Description


The A42L8316 is a new generation randomly accessed memory for graphics, organized in a 262,144-word by 16-bit configuration. This product can execute Byte Write and Byte Read operation via two  $\overline{\text{CAS}}$  pins.

The A42L8316 offers an accelerated Fast Page Mode


This allow random access of up to 512 words within a row at a 71/62/55 MHz EDO cycle, making the A42L8316 ideally suited for graphics, digital signal processing and high performance computing systems.

### Pin Configuration

#### ■ SOJ



#### ■ TSOP



### Pin Descriptions

Symbol	Description
A <sub>0</sub> – A <sub>8</sub>	Address Inputs
I/O <sub>0</sub> - I/O <sub>15</sub>	Data Input/Output
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{LCAS}}$	Column Address Strobe for Lower Byte (I/O <sub>0</sub> – I/O <sub>7</sub> )
$\overline{\text{UCAS}}$	Column Address Strobe for Upper Byte (I/O <sub>8</sub> – I/O <sub>15</sub> )
$\overline{\text{WE}}$	Write Enable
$\overline{\text{OE}}$	Output Enable
VCC	3.3V Power Supply
VSS	Ground
NC	No Connection

cycle with a feature called Extended Data Out (EDO).

**Selection Guide**

Symbol	Description	-30	-35	-40	Unit
t <sub>RAC</sub>	Maximum $\overline{\text{RAS}}$ Access Time	30	35	40	ns
t <sub>AA</sub>	Maximum Column Address Access Time	16	17	18	ns
t <sub>CAC</sub>	Maximum $\overline{\text{CAS}}$ Access Time	9	10	11	ns
t <sub>OE</sub>	Maximum Output Enable ( $\overline{\text{OE}}$ ) Access Time	9	10	11	ns
t <sub>RC</sub>	Minimum Read or Write Cycle Time	54	62	70	ns
t <sub>PC</sub>	Minimum EDO Cycle Time	14	16	18	ns

**Functional Description**

The A42L8316 reads and writes data by multiplexing an 18-bit address into a 9-bit row and 9-bit column address.  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  are used to strobe the row address and the column address, respectively.

The A42L8316 has two  $\overline{\text{CAS}}$  inputs:  $\overline{\text{LCAS}}$  controls I/O<sub>0</sub>-I/O<sub>7</sub>, and  $\overline{\text{UCAS}}$  controls I/O<sub>8</sub>-I/O<sub>15</sub>.  $\overline{\text{UCAS}}$  and  $\overline{\text{LCAS}}$  function in an identical manner to  $\overline{\text{CAS}}$  in that either will generate an internal  $\overline{\text{CAS}}$  signal. The  $\overline{\text{CAS}}$  function and timing are determined by the first  $\overline{\text{CAS}}$  ( $\overline{\text{UCAS}}$  or  $\overline{\text{LCAS}}$ ) to transition low and by the last to transition high. Byte Read and Byte Write are controlled by using  $\overline{\text{LCAS}}$  and  $\overline{\text{UCAS}}$  separately.

A Read cycle is performed by holding the  $\overline{\text{WE}}$  signal high during  $\overline{\text{RAS}}/\overline{\text{CAS}}$  operation. A Write cycle is executed by holding the  $\overline{\text{WE}}$  signal low during  $\overline{\text{RAS}}/\overline{\text{CAS}}$  operation; the input data is latched by the falling edge of  $\overline{\text{WE}}$  or  $\overline{\text{CAS}}$ , whichever occurs later. The data inputs and outputs are routed through 16 common I/O pins, with  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ ,  $\overline{\text{WE}}$  and  $\overline{\text{OE}}$  controlling the in direction.


EDO Page Mode operation all 512 columns within a selected row to be randomly accessed at a high data rate. A EDO Page Mode cycle is initiated with a row address latched by  $\overline{\text{RAS}}$  followed by a column address latched by  $\overline{\text{CAS}}$ . While holding  $\overline{\text{RAS}}$  low,  $\overline{\text{CAS}}$  can be toggled to strobe changing column addresses, thus achieving shorter cycle times.

The A42L8316 offers an accelerated Fast Page Mode cycle through a feature called Extended Data Out, which keeps the output drivers on during the  $\overline{\text{CAS}}$  precharge time (t<sub>cp</sub>). Since data can be output after  $\overline{\text{CAS}}$  goes high, the user is not required to wait for valid data to appear before starting the next access cycle. Data-out will remain valid as long as  $\overline{\text{RAS}}$  and  $\overline{\text{OE}}$  are low, and  $\overline{\text{WE}}$  is high; this is the only characteristic which differentiates Extended Data Out operation from a standard Read or Fast Page Read.

A memory cycle is terminated by returning both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  high. Memory cell data will retain its correct state by maintaining power and accessing all 512 combinations of the 9-bit row addresses, regardless of sequence, at least once every 8ms through any  $\overline{\text{RAS}}$  cycle (Read, Write) or  $\overline{\text{RAS}}$  Refresh cycle ( $\overline{\text{RAS}}$ -only, CBR, or Hidden). The CBR Refresh cycle automatically controls the row addresses by invoking the refresh counter and controller.

**Power-On**

The initial application of the VCC supply requires a 200  $\mu\text{s}$  wait followed by a minimum of any eight initialization cycles containing a  $\overline{\text{RAS}}$  clock. During Power-On, the VCC current is dependent on the input levels of  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$ . It is recommended that  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  track with VCC or be held at a valid V<sub>IH</sub> during Power-On to avoid current surges.

**Block Diagram**

**Recommended Operating Conditions** (Ta = 0°C to +70°C or -40°C to +85°C)

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
VCC	Power Supply	3.0	3.3	3.6	V	1
VSS	Input High Voltage	0.0	0.0	0.0	V	1
V <sub>IH</sub>	Input High Voltage	2.0	-	VCC + 0.3	V	1
V <sub>IL</sub>	Input Low Voltage	-0.5	-	0.8	V	1

**Truth Table**

Function	$\overline{\text{RAS}}$	$\overline{\text{UCAS}}$	$\overline{\text{LCAS}}$	$\overline{\text{WE}}$	$\overline{\text{OE}}$	Address	I/Os	Notes
Standby	H	H	H	X	X	X	High-Z	
Read: Word	L	L	L	H	L	Row/Col.	Data Out	
Read: Lower Byte	L	H	L	H	L	Row/Col.	I/O <sub>0-7</sub> = Data Out I/O <sub>8-15</sub> = High-Z	
Read: Upper Byte	L	L	H	H	L	Row/Col.	I/O <sub>0-7</sub> = High-Z I/O <sub>8-15</sub> = Data Out	
Write: Word	L	L	L	L	H	Row/Col.	Data In	
Write: Lower Byte	L	H	L	L	H	Row/Col.	I/O <sub>0-7</sub> = Data In I/O <sub>8-15</sub> = X	
Write: Upper Byte	L	L	H	L	H	Row/Col.	I/O <sub>0-7</sub> = X I/O <sub>8-15</sub> = Data In	
Read-Write	L	L	L	H→L	L→H	Row/Col.	Data Out → Data In	1,2
EDO-Page-Mode Read: Hi-Z								
-First cycle	L	H→L	H→L	H	H→L	Row/Col.	Data Out	2
-Subsequent Cycles	L	H→L	H→L	H	H→L	Col.	Data Out	2
EDO-Page-Mode Write								
-First cycle	L	H→L	H→L	L	H	Row/Col.	Data In	1
-Subsequent Cycles	L	H→L	H→L	L	H	Col.	Data In	1
EDO-Page-Mode Read-Write								
-First cycle	L	H→L	H→L	H→L	L→H	Row/Col.	Data Out → Data In	1, 2
-Subsequent Cycles	L	H→L	H→L	H→L	L→H	Col.	Data Out → Data In	1, 2
Hidden Refresh Read	L→H→L	L	L	H	L	Row/Col.	Data Out	2
Hidden Refresh Write	L→H→L	L	L	L	X	Row/Col.	Data In → High-Z	1
$\overline{\text{RAS}}$ -Only Refresh	L	H	H	X	X	Row	High-Z	
CBR Refresh	H→L	L	L	X	X	X	High-Z	3
Self Refresh	H→L	L	L	H	X	X	High-Z	

- Note:
1. Byte Write may be executed with either  $\overline{\text{UCAS}}$  or  $\overline{\text{LCAS}}$  active.
  2. Byte Read may be executed with either  $\overline{\text{UCAS}}$  or  $\overline{\text{LCAS}}$  active.
  3. Only one  $\overline{\text{CAS}}$  signal ( $\overline{\text{UCAS}}$  or  $\overline{\text{LCAS}}$ ) must be active.



**Absolute Maximum Ratings\***

Input Voltage (Vin) . . . . . -0.5V to +4.6V  
 Output Voltage (Vout) . . . . . -0.5V to +4.6V  
 Power Supply Voltage (VCC) . . . . . -0.5V to +4.6V  
 Operating Temperature (TOPR) . . . . . 0°C to +70°C  
 Storage Temperature (TSTG) . . . . . -55°C to +150°C  
 Soldering Temperature X Time (TSOLDER) . . . . .  
 . . . . . 260°C X 10sec  
 Power Dissipation (PD) . . . . . 1W  
 Short Circuit Output Current (Iout) . . . . . 50mA  
 Latch-up Current . . . . . 200mA

**\*Comments**

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of these specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

**DC Electrical Characteristics** (VCC = 3.3V ± 0.3V, VSS = 0V, Ta = 0°C to +70°C or -40°C to +85°C)

Symbol	Parameter	-30		-35		-40		Unit	Test Conditions	Notes
		Min.	Max.	Min.	Max.	Min.	Max.			
IIL	Input Leakage Current	-5	+5	-5	+5	-5	+5	µA	0V ≤ Vin ≤ VCC Pins not under Test = 0V	
IoL	Output Leakage Current	-5	+5	-5	+5	-5	+5	µA	DOUT disabled, 0V ≤ Vout ≤ VCC	
Icc1	Operating Power Supply Current	-	110	-	105	-	100	mA	RAS, UCAS, LCAS and Address cycling; trc = min.	1, 2
Icc2	TTL Supply Current Supply Current	-	2.5	-	2.5	-	2.5	mA	RAS = UCAS = LCAS = VIH	
Icc3	Average Power Supply Current, RAS Refresh Mode	-	110	-	105	-	100	mA	RAS and Address cycling, UCAS = LCAS = VIH, trc = min.	1
Icc4	EDO Page Mode Average Power Supply Current	-	110	-	105	-	100	mA	RAS and address = VIL, UCAS, LCAS and Address cycling; trc = min.	1, 2
Icc5	CAS -before- RAS Refresh Power Supply Current	-	110	-	105	-	100	mA	RAS and UCAS or LCAS cycling; trc = min.	1
Icc6	CMOS Standby Power Supply Current	-	1.5	-	1.5	-	1.5	mA	RAS = UCAS = LCAS = VCC - 0.2V	
Icc7	Self Refresh Mode Current	-	1.0	-	1.0	-	1.0	mA	RAS = CAS ≤ VSS + 0.2V All other input high levels are VCC - 0.2V or input low levels are VSS + 0.2V	
VoH	Output Voltage	2.4	-	2.4	-	2.4	-	V	Iout = -2.0mA	
VoL		-	0.4	-	0.4	-	0.4	V	Iout = 2.0mA	



**AC Characteristics** ( $V_{CC} = 3.3V \pm 0.3V$ ,  $V_{SS} = 0V$ ,  $T_a = 0^{\circ}C$  to  $+70^{\circ}C$  or  $-40^{\circ}C$  to  $+85^{\circ}C$ )

Test Conditions:

Input timing reference level:  $V_{IH}/V_{IL}=2.0V/0.8V$

Output reference level:  $V_{OH}/V_{OL}=2.0V/0.8V$

Output Load: 2TTL gate + CL (50pF)

Assumed  $t_r=2ns$

#	Std Symbol	Parameter	-30		-35		-40		Unit	Notes
			Min.	Max.	Min.	Max.	Min.	Max.		
	$t_r$	Transition Time (Rise and Fall)	1	50	1	50	1	50	ns	4, 5
1	$t_{RC}$	Random Read or Write Cycle Time	54	-	62	-	70	-	ns	
2	$t_{RP}$	$\overline{RAS}$ Precharge Time	20	-	23	-	26	-	ns	
3	$t_{RAS}$	$\overline{RAS}$ Pulse Width	30	10K	35	10K	40	10K	ns	
4	$t_{CAS}$	$\overline{CAS}$ Pulse Width	5	10K	6	10K	7	10K	ns	
5	$t_{RCD}$	$\overline{RAS}$ to $\overline{CAS}$ Delay Time	10	21	10	25	10	29	ns	6
6	$t_{RAD}$	$\overline{RAS}$ to Column Address Delay Time	8	14	8	18	8	22	ns	7
7	$t_{RSH}$	$\overline{CAS}$ to $\overline{RAS}$ Hold Time	5	-	6	-	7	-	ns	
8	$t_{CSH}$	$\overline{CAS}$ Hold Time	29	-	31	-	33	-	ns	
9	$t_{CRP}$	$\overline{CAS}$ to $\overline{RAS}$ Precharge Time	5	-	5	-	5	-	ns	
10	$t_{ASR}$	Row Address Setup Time	0	-	0	-	0	-	ns	
11	$t_{RAH}$	Row Address Hold Time	5	-	6	-	7	-	ns	
12	$t_{CLZ}$	$\overline{CAS}$ to Output in Low Z	3	-	3	-	3	-	ns	8
13	$t_{RAC}$	Access Time from $\overline{RAS}$	-	30	-	35	-	40	ns	6,7
14	$t_{CAC}$	Access Time from $\overline{CAS}$	-	9	-	10	-	11	ns	6, 13
15	$t_{AA}$	Access Time from Column Address	-	16	-	17	-	18	ns	7, 13
16	$t_{OEA}$	$\overline{OE}$ Access Time	-	9	-	10	-	11	ns	
17	$t_{AR}$	Column Address Hold Time from $\overline{RAS}$	26	-	31	-	36	-	ns	



**AC Characteristics (continued)** ( $V_{CC} = 3.3V \pm 0.3V$ ,  $V_{SS} = 0V$ ,  $T_a = 0^{\circ}C$  to  $+70^{\circ}C$  or  $-40^{\circ}C$  to  $+85^{\circ}C$ )

Test Conditions:

Input timing reference level:  $V_{IH}/V_{IL}=2.0V/0.8V$

Output reference level:  $V_{OH}/V_{OL}=2.0V/0.8V$

Output Load: 2TTL gate +  $C_L$  (50pF)

Assumed  $t_r=2ns$

#	Std Symbol	Parameter	-30		-35		-40		Unit	Notes
			Min.	Max.	Min.	Max.	Min.	Max.		
18	trcs	Read Command Setup Time	0	-	0	-	0	-	ns	
19	trch	Read Command Hold Time	0	-	0	-	0	-	ns	9
20	trrh	Read Command Hold Time Reference to $\overline{RAS}$	0	-	0	-	0	-	ns	9
21	tral	Column Address to $\overline{RAS}$ Lead Time	16	-	17	-	18	-	ns	
22	tcoh	Output Hold After $\overline{CAS}$ Low	3	-	3	-	3	-	ns	
23	toff	Output Buffer Turn-Off Delay Time	-	3	-	3	-	3	ns	8, 10
24	tasc	Column Address Setup Time	0	-	0	-	0	-	ns	
25	tcah	Column Address Hold Time	5	-	6	-	7	-	ns	
26	toes	$\overline{OE}$ Low to $\overline{CAS}$ High Set Up	6	-	7	-	8	-	ns	
27	twcs	Write Command Setup Time	0	-	0	-	0	-	ns	11
28	twch	Write Command Hold Time	5	-	6	-	7	-	ns	11
29	twcr	Write Command Hold Time to $\overline{RAS}$	26	-	31	-	36	-	ns	
30	twp	Write Command Pulse Width	5	-	6	-	7	-	ns	
31	trwl	Write Command to $\overline{RAS}$ Lead Time	9	-	10	-	11	-	ns	
32	tcwl	Write Command to $\overline{CAS}$ Lead Time	7	-	7	-	7	-	ns	
33	tbs	Data-in setup Time	0	-	0	-	0	-	ns	12
34	tdh	Data-in Hold Time	5	-	6	-	7	-	ns	12
35	tdhr	Data-in Hold Time to $\overline{RAS}$	26	-	31	-	36	-	ns	





**AC Characteristics (continued)** (VCC = 3.3V ± 0.3V, VSS = 0V, Ta = 0°C to +70°C or -40°C to +85°C)

Test Conditions:

Input timing reference level: V<sub>IH</sub>/V<sub>IL</sub>=2.0V/0.8V

Output reference level: V<sub>OH</sub>/V<sub>OL</sub>=2.0V/0.8V

Output Load: 2TTL gate + CL (50pF)

Assumed tr=2ns

#	Std Symbol	Parameter	-30		-35		-40		Unit	Notes
			Min.	Max.	Min.	Max.	Min.	Max.		
36	trwc	Read-Modify-Write Cycle Time	75	-	85	-	95	-	ns	
37	trwd	$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time (Read-Modify-Write)	40	-	46	-	52	-	ns	11
38	tcwd	$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time (Read-Modify-Write)	19	-	21	-	23	-	ns	11
39	tawd	Column Address to $\overline{\text{WE}}$ Delay Time (Read-Modify-Write)	26	-	28	-	30	-	ns	11
40	toeh	$\overline{\text{OE}}$ Hold Time from $\overline{\text{WE}}$	5	-	6	-	7	-	ns	
41	toep	$\overline{\text{OE}}$ High Pulse Width	5	-	5	-	5	-	ns	
42	tpc	Read or Write Cycle Time (EDO Page)	14	-	16	-	18	-	ns	14
43	tcpa	Access Time from $\overline{\text{CAS}}$ Precharge (EDO Page)	-	16	-	18	-	20	ns	13
44	tcp	$\overline{\text{CAS}}$ Precharge Time	5	-	6	-	7	-	ns	
45	tpcm	EDO Page Mode RMW Cycle Time	37	-	40	-	43	-	ns	
46	tcrw	EDO Page Mode $\overline{\text{CAS}}$ Pulse Width (RMW)	28	-	30	-	32	-	ns	
47	trasp	$\overline{\text{RAS}}$ Pulse Width (EDO Page)	30	200K	35	200K	40	200K	ns	
48	tcsr	$\overline{\text{CAS}}$ Setup Time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ )	5	-	5	-	5	-	ns	3
49	tchr	$\overline{\text{CAS}}$ Hold Time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ )	10	-	10	-	10	-	ns	3
50	trpc	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Precharge Time	10	-	10	-	10	-	ns	3

**AC Characteristics (continued)** ( $V_{CC} = 3.3V \pm 0.3V$ ,  $V_{SS} = 0V$ ,  $T_a = 0^{\circ}C$  to  $+70^{\circ}C$  or  $-40^{\circ}C$  to  $+85^{\circ}C$ )

**Test Conditions:**

 Input timing reference level:  $V_{IH}/V_{IL}=2.0V/0.8V$ 

 Output reference level:  $V_{OH}/V_{OL}=2.0V/0.8V$ 


Output Load: 2TTL gate + CL (50pF)


 Assumed  $t_r=2ns$ 

#	Std Symbol	Parameter	-30		-35		-40		Unit	Notes
			Min.	Max.	Min.	Max.	Min.	Max.		
51	toEZ	Output Buffer Turn-off Delay from $\overline{OE}$	-	3	-	3	-	3	ns	8
52	trASS	$\overline{RAS}$ pulse width ( $\overline{C}$ -B- $\overline{R}$ self refresh)	100	-	100	-	100	-	$\mu s$	
53	trPS	$\overline{RAS}$ precharge time ( $\overline{C}$ -B- $\overline{R}$ self refresh)	54	-	62	-	70	-	ns	
54	tchs	$\overline{CAS}$ hold time ( $\overline{C}$ -B- $\overline{R}$ self refresh)	-50	-	-50	-	-50	-	ns	


**Notes:**

1.  $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC4}$ , and  $I_{CC5}$  depend on cycle rate.
2.  $I_{CC1}$  and  $I_{CC4}$  depend on output loading. Specified values are obtained with the outputs open.
3. An initial pause of 200 $\mu s$  is required after power-up followed by any 8  $\overline{RAS}$  cycles before proper device operation is achieved. In the case of an internal refresh counter, a minimum of 8  $\overline{CAS}$ -before- $\overline{RAS}$  initialization cycles instead of 8  $\overline{RAS}$  cycles are required. 8 initialization cycles are required after extended periods of bias without clocks.
4. AC Characteristics assume  $t_r = 2ns$ . All AC parameters are measured with a load equivalent to two TTL loads and 50pF,  $V_{IL}$  (min.)  $\geq$  GND and  $V_{IH}$  (max.)  $\leq$  VCC.
5.  $V_{IH}$  (min.) and  $V_{IL}$  (max.) are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
6. Operation within the  $t_{RCB}$  (max.) limit insures that  $t_{RAC}$  (max.) can be met.  $t_{RCB}$  (max.) is specified as a reference point only. If  $t_{RCB}$  is greater than the specified  $t_{RCB}$  (max.) limit, then access time is controlled exclusively by  $t_{CAC}$ .
7. Operation within the  $t_{RAD}$  (max.) limit insures that  $t_{RAC}$  (max.) can be met.  $t_{RAD}$  (max.) is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}$  (max.) limit, then access time is controlled exclusively by  $t_{AA}$ .
8. Assumes three state test load (5pF and a 500 $\Omega$  Thevenin equivalent).
9. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
10.  $t_{OFF}$  (max.) defines the time at which the output achieves the open circuit condition; it is not referenced to output voltage levels.
11.  $t_{WCS}$ ,  $t_{WCH}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS}$  (min.) and  $t_{WCH} \geq t_{WCH}$  (min.), the cycle is an early write cycle and data-out pins will remain open circuit, high impedance, throughout the entire cycle. If  $t_{RWD} \geq t_{RWD}$  (min.) ,  $t_{CWD} \geq t_{CWD}$  (min.) and  $t_{AWD} \geq t_{AWD}$  (min.), the cycle is a read-modify-write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is satisfied, the condition of the data out at access time is indeterminate.
12. These parameters are referenced to  $\overline{UCAS}$  and  $\overline{LCAS}$  leading edge in early write cycles and to  $\overline{WE}$  leading edge in read-modify-write cycles.
13. Access time is determined by the longer of  $t_{AA}$  or  $t_{CAC}$  or  $t_{CPA}$ .
14.  $t_{ASC} \geq t_{CP}$  to achieve  $t_{PC}$  (min.) and  $t_{CPA}$  (max.) values.


**Word Read Cycle**



**Word Write Cycle (Early Write)**



█ : High or Low

**Word Write Cycle (Late Write)**



█ : High or Low


**Word Read-Modify-Write Cycle**


**EDO Page Mode Word Read Cycle**


**EDO Page Mode Early Word Write Cycle**





**EDO Page Mode Word Read-Modify-Write Cycle**


**RAS Only Refresh Cycle**



Note:  $\overline{WE}$ ,  $\overline{OE}$  = Don't care.


 : High or Low

**CAS Before RAS Refresh Cycle**



Note:  $\overline{WE}$ ,  $\overline{OE}$ , Address = Don't care.

 : High or Low


**Hidden Refresh Cycle (Word Read)**


**Hidden Refresh Cycle (Early Word Write)**


■ : High or Low

**EDO Page Mode Read-Early-Write Cycle (Pseudo Read-Modify-Write)**


 : High or Low

**Self Refresh Mode**


Note:  $\overline{WE}$ ,  $\overline{OE}$  = Don't care.

 : High or Low

**■ Self Refresh Mode.**
**a. Entering the Self Refresh Mode:**

The A42L8316 Self Refresh Mode is entered by using  $\overline{CAS}$  before  $\overline{RAS}$  cycle and holding  $\overline{RAS}$  and  $\overline{CAS}$  signal "low" longer than 100 $\mu$ s.

**b. Continuing the Self Refresh Mode:**

The Self Refresh Mode is continued by holding  $\overline{RAS}$  "low" after entering the Self Refresh Mode.

It does not depend on  $\overline{CAS}$  being "high" or "low" after entering the Self Refresh Mode continue the Self Refresh Mode.

**c. Exiting the Self Refresh Mode:**

The A42L8316 exits the Self Refresh Mode when the  $\overline{RAS}$  signal is brought "high".



**Capacitance** (f = 1MHz, Ta = Room Temperature, VCC = 3.3V ± 0.3V)

Symbol	Signals	Parameter	Max.	Unit	Test Conditions
C <sub>IN1</sub>	A0 - A8	Input Capacitance	5	pF	V <sub>in</sub> = 0V
C <sub>IN2</sub>	$\overline{\text{RAS}}$ , $\overline{\text{UCAS}}$ , $\overline{\text{LCAS}}$ , $\overline{\text{WE}}$ , $\overline{\text{OE}}$		7	pF	V <sub>in</sub> = 0V
C <sub>I/O</sub>	I/O <sub>0</sub> - I/O <sub>15</sub>	I/O Capacitance	7	pF	V <sub>in</sub> = V <sub>out</sub> = 0V


**Ordering Codes**

Package $\overline{\text{RAS}}$ Access Time	30ns	35ns	40ns	Self-Refresh
SOJ 40L (400mil)	A42L8316S-30	A42L8316S-35	A42L8316S-40	Yes
TSOP 40/44 L type II (400mil)	A42L8316V-30	A42L8316V-35	A42L8316V-40	Yes
TSOP 40/44 L type II (400mil)	A42L8316V-30U	A42L8316V-35U	A42L8316V-40U	Yes

Note: -U is for industrial operating temperature range.

**Package Information**
**SOJ 40L (400mil) Outline Dimensions**

unit: inches/mm



Symbol	Dimensions in inches			Dimensions in mm		
	Min	Nom	Max	Min	Nom	Max
A	-	-	0.144	-	-	3.66
A1	0.025	-	-	0.64	-	-
A2	0.105	0.110	0.115	2.67	2.79	2.92
b1	0.026	0.028	0.032	0.66	0.71	0.81
b	0.016	0.018	0.022	0.41	0.46	0.56
C	0.008	0.010	0.014	0.20	0.25	0.36
D	1.020	1.025	1.030	25.91	26.04	26.16
E	0.395	0.400	0.405	10.03	10.16	10.29
e	0.044	0.050	0.056	1.12	1.27	1.42
e1	0.355	0.366	0.376	9.114	9.383	9.652
HE	0.430	0.440	0.450	10.92	11.18	11.43
L	0.081	0.093	0.105	2.083	2.39	2.70
S	-	-	0.050	-	-	1.27
y	-	-	0.004	-	-	0.10
θ	0°	-	10°	0°	-	10°


**Notes:**

1. The maximum value of dimension D includes end flash.
2. Dimension E does not include resin fins.
3. Dimension e1 is for PC Board surface mount pad pitch design reference only.
4. Dimension S includes end flash.



**Package Information**
**TSOP 40/44L (Type II) (400mil) Outline Dimensions**

unit: inches/mm



Symbol	Dimensions in inches			Dimensions in mm		
	Min	Nom	Max	Min	Nom	Max
A	-	-	0.047	-	-	1.20
A1	0.002	-	0.006	0.05	-	0.15
A2	0.037	0.039	0.041	0.95	1.00	1.05
B	0.013	0.015	0.017	0.32	0.37	0.42
c	0.003	0.005	0.009	0.08	0.13	0.23
D	0.720	0.725	0.730	18.28	18.41	18.54
E	0.395	0.400	0.405	10.03	10.16	10.29
e	0.031 BSC			0.80 BSC		
HE	0.455	0.463	0.471	11.56	11.76	11.96
L	0.016	0.020	0.024	0.40	0.50	0.60
L1	-	0.031	-	-	0.80	-
S	-	-	0.035	-	-	0.90
y	-	-	0.004	-	-	0.10
θ	1°	3°	5°	1°	3°	5°

**Notes:**

1. The maximum value of dimension D includes end flash.
2. Dimension E does not include resin fins.
3. Dimension S includes end flash.