
# MSKSEMI















**ESD** 

TVS

**TSS** 

MOV

**GDT** 


**PLED** 

# Broduct data sheet





SOP-8



### **Description**

The AO4614-MS uses advanced trench technology to provide excellent R<sub>DS(ON)</sub>, low gate charge and operation with gate voltages as low as 4.5V. This device is suitable for use as a Battery protection or in other Switching application.

#### **General Features**

 $V_{DS} = 40V I_{D} = 7.2A$ 

 $R_{DS(ON)}$  < 26m $\Omega$  @  $V_{GS}$ =10V

 $V_{DS} = -40V I_{D} = 6.5A$ 

 $R_{DS(ON)} < 54m\Omega$  @  $V_{GS}=10V$ 

#### **Application**

Battery protection

Load switch

Uninterruptible power supply

#### Absolute Maximum Ratings (Tc=25°C unless otherwise noted)

		Rati			
Symbol	Parameter	N-Ch	P-Ch	Units	
VDS	Drain-Source Voltage	Drain-Source Voltage 40 -40		V	
Vgs	Gate-Source Voltage	±20	±20	V	
I <sub>D</sub> @T <sub>A</sub> =25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V <sup>1</sup>	7.2	-6.5	Α	
I <sub>D</sub> @T <sub>A</sub> =70°C	Continuous Drain Current, V <sub>GS</sub> @ 10V <sup>1</sup>	5.6	-5.1	А	
Ірм	Pulsed Drain Current <sup>2</sup>	23	-22	Α	
EAS	Single Pulse Avalanche Energy <sup>3</sup>	16.2	39	mJ	
las	Avalanche Current	18	-28	Α	
P <sub>D</sub> @T <sub>A</sub> =25°C	Total Power Dissipation <sup>4</sup>	1.67	1.67	W	
Тѕтс	Storage Temperature Range	-55 to 150	-55 to 150	°C	
TJ	Operating Junction Temperature Range -55 to 150		-55 to 150	°C	
Reja	Thermal Resistance Junction-Ambient <sup>1</sup>	75		°C/W	
Rejc	Thermal Resistance Junction-Case <sup>1</sup>	30		°C/W	



### N-Channel Electrical Characteristics (T<sub>J</sub>=25 °C, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
BVDSS	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V , I <sub>D</sub> =250uA	40			V
BV <sub>DSS</sub> //T <sub>J</sub>	BVDSS Temperature Coefficient	Reference to 25°C , I <sub>D</sub> =1mA		0.034		V/°C
		V <sub>GS</sub> =10V , I <sub>D</sub> =5A		20	26	
RDS(ON)	Static Drain-Source On-Resistance <sup>2</sup>	V <sub>GS</sub> =4.5V , I <sub>D</sub> =4A		28	33	$\mathbf{m}\Omega$
V <sub>GS</sub> (th)	Gate Threshold Voltage		1.0		2.5	V
V <sub>GS(th)</sub>	V <sub>GS(th)</sub> Temperature Coefficient	V <sub>GS</sub> =V <sub>DS</sub> , I <sub>D</sub> =250uA		-4.56		mV/°C
		V <sub>DS</sub> =32V , V <sub>GS</sub> =0V , T <sub>J</sub> =25°C			1	_
loss	Drain-Source Leakage Current	V <sub>DS</sub> =32V , V <sub>GS</sub> =0V , T <sub>J</sub> =55°C			5	uA
Igss	Gate-Source Leakage Current	V <sub>GS</sub> =±20V , V <sub>DS</sub> =0V			±100	nA
gfs	Forward Transconductance	V <sub>DS</sub> =5V , I <sub>D</sub> =5A		14		S
Rg	Gate Resistance	V <sub>DS</sub> =0V , V <sub>GS</sub> =0V , f=1MHz		2.6		
Qg	Total Gate Charge (4.5V)			5.5		
Qgs	Gate-Source Charge	V <sub>DS</sub> =20V , V <sub>GS</sub> =4.5V , I <sub>D</sub> =5A		1.25		nC
Q <sub>gd</sub>	Gate-Drain Charge			2.5		Ì
Td(on)	Turn-On Delay Time			8.9		
Tr	Rise Time	V <sub>DD</sub> =20V , V <sub>GS</sub> =10V ,		2.2		
Td(off)	Turn-Off Delay Time	R <sub>G</sub> =3.3		41		ns
Tf	Fall Time			2.7		
Ciss	Input Capacitance			593		
Coss	Output Capacitance	V <sub>DS</sub> =15V , V <sub>GS</sub> =0V , f=1MHz		76		pF
Crss	Reverse Transfer Capacitance			56		
Is	Continuous Source Current <sup>1,5</sup>				6.1	Α
lsм	Pulsed Source Current <sup>2,5</sup>	V <sub>G</sub> =V <sub>D</sub> =0V , Force Current			23	Α
VsD	Diode Forward Voltage <sup>2</sup>	V <sub>GS</sub> =0V , I <sub>S</sub> =1A , T <sub>J</sub> =25 °C			1.2	V

- 1.The data tested by surface mounted on a 1 inch<sup>2</sup> FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width  $\leqq 300 us$  , duty cycle  $\leqq 2\%$
- 3. The EAS data shows Max. rating . The test condition is  $V_{\text{DD}}$ =25V,  $V_{\text{GS}}$ =10V, L=0.1mH,  $I_{\text{AS}}$ =18A
- 4.The power dissipation is limited by 150  $^{\circ}\text{C}$  junction temperature
- 5 .The data is theoretically the same as  $I_D$  and  $I_{DM}$ , in real applications, should be limited by total power dissipation.



#### P-Channel Electrical Characteristics (T<sub>J</sub>=25 °C, unless otherwise noted)


Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
BVDSS	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V , I <sub>D</sub> =-250uA	-40			V
BVpss/Tj	BV <sub>DSS</sub> Temperature Coefficient	Reference to 25°C , I <sub>D</sub> =-1mA		-0.02		V/°C
		V <sub>GS</sub> =-10V , I <sub>D</sub> =-6A		45	54	
RDS(ON)	Static Drain-Source On-Resistance <sup>2</sup>	V <sub>GS</sub> =-4.5V , I <sub>D</sub> =-4A		80	85	$\mathbf{m}\Omega$
VGS(th)	Gate Threshold Voltage	V <sub>GS</sub> =V <sub>DS</sub> , I <sub>D</sub> =-250uA	-1.0		-2.5	V
V <sub>GS(th)</sub>	V <sub>GS(th)</sub> Temperature Coefficient	100 100, 0 200		3.72		mV/°C
		V <sub>DS</sub> =-32V , V <sub>GS</sub> =0V , T <sub>J</sub> =25°C			1	
loss	Drain-Source Leakage Current	V <sub>DS</sub> =-32V , V <sub>GS</sub> =0V , T <sub>J</sub> =55°C			5	uA
Igss	Gate-Source Leakage Current	V <sub>GS</sub> =±20V , V <sub>DS</sub> =0V			±100	nA
gfs	Forward Transconductance	V <sub>DS</sub> =-5V , I <sub>D</sub> =-6A		13		S
Qg	Total Gate Charge (-4.5V)			11.5		
Qgs	Gate-Source Charge	V <sub>DS</sub> =-20V , V <sub>GS</sub> =-4.5V , I <sub>D</sub> =-6A		3.5		nC
Q <sub>gd</sub>	Gate-Drain Charge			3.3		<u> </u>
Td(on)	Turn-On Delay Time			22		
Tr	Rise Time	V <sub>DD</sub> =-15V , V <sub>GS</sub> =-10V , R <sub>G</sub> =3.3 ,		15.7		
$T_{d(off)}$	Turn-Off Delay Time	I <sub>D</sub> =-1A		59		ns
Tf	Fall Time			5.5		
Ciss	Input Capacitance			1415		
Coss	Output Capacitance	V <sub>DS</sub> =-15V , V <sub>GS</sub> =0V , f=1MHz		134		pF
Crss	Reverse Transfer Capacitance			102		
ls	Continuous Source Current <sup>1,5</sup>	V <sub>G</sub> =V <sub>D</sub> =0V , Force Current			-6	Α
lsм	Pulsed Source Current <sup>2,5</sup>				-22	Α
Vsp	Diode Forward Voltage <sup>2</sup>	V <sub>GS</sub> =0V , I <sub>S</sub> =-1A , T <sub>J</sub> =25°C			-1.2	V

#### Note:

- 1.The data tested by surface mounted on a 1 inch<sup>2</sup> FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width  $\,\leq\,300\text{us}$  , duty cycle  $\,\leq\,2\%$
- 3. The EAS data shows Max. rating . The test condition is  $V_{DD}$ =-25V,  $V_{GS}$ =-10V,L=0.1mH,I<sub>AS</sub>=-28A
- 4.The power dissipation is limited by 150°C junction temperature
- 5. The data is theoretically the same as  $I_D$  and  $I_{DM}$ , in real applications, should be limited by total power dissipation.



### **N-Channel Typical Characteristics**



**Fig.1 Typical Output Characteristics** 




Fig.3 Forward Characteristics of Reverse




Fig.5 Normalized  $V_{GS(th)}$  vs.  $T_J$ 




Fig.2 On-Resistance vs. G-S Voltage




Fig.4 Gate-Charge Characteristics





Fig.6 Normalized R<sub>DSON</sub> vs. T<sub>J</sub>








Fig.7 Capacitance

Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Unclamped Inductive Switching Wave

# **P-Channel Typical Characteristics**




Fig.1 Typical Output Characteristics




Fig.3 Forward Characteristics of Reverse




Fig.5 Normalized  $V_{GS(th)}$  v.s  $T_J$ 




Fig.2 On-Resistance v.s Gate-Source




Fig.4 Gate-Charge Characteristics





Fig.6 Normalized  $R_{DSON}$  v.s  $T_J$ 






Fig.7 Capacitance

Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Unclamped Inductive Waveform












# **PACKAGE MECHANICAL DATA**








Symbol	Dimensions In Millimeters		Dimensions In Inches		
Symbol	Min	Max	Min	Max	
A	1.350	1.750	0.053	0.069	
A1	0.100	0. 250	0.004	0.010	
A2	1.350	1.550	0.053	0.061	
b	0.330	0.510	0.013	0.020	
c	0.170	0. 250	0.007	0.010	
D	4.800	5. 000	0.189	0. 197	
e	1.270 (BSC)		0.050 (BSC)		
E	5.800	6. 200	0. 228	0. 244	
E1	3.800	4.000	0. 150	0. 157	
L	0.400	1. 270	0.016	0.050	
θ	0°	8°	0°	8°	

# **Suggested Pad Layout**



## Note:

- 1.Controlling dimension:in millimeters.
- 2.General tolerance:± 0.05mm.
  3.The pad layout is for reference purposes only.

## **REEL SPECIFICATION**

P/N	PKG	QTY
AO4614-MS	SOP-8	3000



Semiconductor Compiance

Any and all MSKSEMI Semiconductor products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your MSKSEMI Semiconductor representative nearest you before using any MSKSEMI Semiconductor products described or contained herein in such applications.

Attention

- MSKSEMI Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specificationsof any andall MSKSEMI Semiconductor products described orcontained herein.
- Specifications of any and all MSKSEMI Semiconductor products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- MSKSEMI Semiconductor. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with someprobability. It is possiblethat these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits anderror prevention circuitsfor safedesign, redundant design, and structural design.
- In the event that any or all MSKSEMI Semiconductor products(including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from theauthorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of MSKSEMI Semiconductor.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. MSKSEMI Semiconductor believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringementsof intellectual property rights or other rightsof third parties.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. Whendesigning equipment, referto the "Delivery Specification" for the MSKSEMI Semiconductor productthat you intend to use.