

## 74LVX573

### Low Voltage Octal Latch with 3-STATE Outputs

#### General Description

The LVX573 is a high-speed octal latch with buffered common Latch Enable (LE) and buffered common Output Enable ( $\overline{OE}$ ) inputs. The LVX573 is functionally identical to the LVX373 but with inputs and outputs on opposite sides of the package. The inputs tolerate up to 7V allowing interface of 5V systems to 3V systems.

#### Features



- Input voltage translation from 5V to 3V
- Ideal for low power/low noise 3.3V applications
- Guaranteed simultaneous switching noise level and dynamic threshold performance

#### Ordering Code:


Order Number	Package Number	Package Description
74LVX573M	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74LVX573SJ	M20D	Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LVX573MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.  
Pb-Free package per JEDEC J-STD-020B.

#### Logic Symbols



#### Connection Diagram



#### Pin Descriptions

Pin Names	Description
D <sub>0</sub> -D <sub>7</sub>	Data Inputs
LE	Latch Enable Input
$\overline{OE}$	3-STATE Output Enable Input
O <sub>0</sub> -O <sub>7</sub>	3-STATE Latch Outputs

## Functional Description

The LVX573 contains eight D-type latches. When the enable (LE) input is HIGH, data on the  $D_n$  inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The 3-STATE buffers are controlled by the Output Enable ( $\overline{OE}$ ) input. When  $\overline{OE}$  is LOW, the buffers are enabled. When  $\overline{OE}$  is HIGH the buffers are in the high impedance mode but this does not interfere with entering new data into the latches.

## Truth Table

Inputs			Outputs
$\overline{OE}$	LE	D	$O_n$
L	H	H	H
L	H	L	L
L	L	X	$O_0$
H	X	X	Z

H = HIGH Voltage


L = LOW Voltage

Z = High Impedance

X = Immaterial

$O_0$  = Previous  $O_0$  before HIGH-to-LOW transition of Latch Enable

## Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

<b>Absolute Maximum Ratings</b> (Note 1)			<b>Recommended Operating Conditions</b> (Note 2)					
Symbol	Parameter	V <sub>CC</sub>	T <sub>A</sub> = +25°C		T <sub>A</sub> = -40°C to +85°C	Units	Conditions	
			Min	Typ	Max			
V <sub>IH</sub>	HIGH Level Input Voltage	2.0 3.0 3.6	1.5 2.0 2.4		1.5 2.0 2.4	V		
V <sub>IL</sub>	LOW Level Input Voltage	2.0 3.0 3.6		0.5 0.8 0.8	0.5 0.8 0.8	V		
V <sub>OH</sub>	HIGH Level Output Voltage	2.0 3.0 3.0	1.9 2.9 2.58	2.0 3.0	1.9 2.9 2.48	V	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> I <sub>OH</sub> = -50 μA I <sub>OH</sub> = -50 μA I <sub>OH</sub> = -4 mA	
V <sub>OL</sub>	LOW Level Output Voltage	2.0 3.0 3.0		0.0 0.0 0.36	0.1 0.1 0.44	V	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> I <sub>OL</sub> = 50 μA I <sub>OL</sub> = 50 μA I <sub>OL</sub> = 4 mA	
I <sub>OZ</sub>	3-STATE Output Off-State Current	3.6		±0.25	±2.5	μA	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> V <sub>OUT</sub> = V <sub>CC</sub> or GND	
I <sub>IN</sub>	Input Leakage Current	3.6		±0.1	±1.0	μA	V <sub>IN</sub> = 5.5V or GND	
I <sub>CC</sub>	Quiescent Supply Current	3.6		4.0	40.0	μA	V <sub>IN</sub> = V <sub>CC</sub> or GND	
<b>Noise Characteristics</b> (Note 3)								
Symbol	Parameter			V <sub>CC</sub> (V)	T <sub>A</sub> = 25°C		Units	C <sub>L</sub> (pF)
					Typ	Limit		
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>			3.3	0.5	0.8	V	50
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>			3.3	-0.5	-0.8	V	50
V <sub>IHD</sub>	Minimum HIGH Level Dynamic Input Voltage			3.3		2.0	V	50
V <sub>ILD</sub>	Maximum LOW Level Dynamic Input Voltage			3.3		0.8	V	50
Note 3: (Input t <sub>r</sub> = t <sub>f</sub> = 3ns)								

## AC Electrical Characteristics

Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = +25°C			T <sub>A</sub> = -40°C to +85°C		Units	Conditions	
			Min	Typ	Max	Min	Max			
t <sub>PLH</sub> t <sub>PHL</sub> D <sub>n</sub> to O <sub>n</sub>	Propagation Delay Time	2.7		7.6	14.5	1.0	17.5	ns	C <sub>L</sub> = 15 pF	
				10.1	18.0	1.0	21.0		C <sub>L</sub> = 50 pF	
	3.3 ± 0.3			5.9	9.3	1.0	11.0		C <sub>L</sub> = 15 pF	
				8.4	12.8	1.0	14.5		C <sub>L</sub> = 50 pF	
t <sub>PLH</sub> t <sub>PHL</sub> LE to O <sub>n</sub>	Propagation Delay Time	2.7		8.2	15.6	1.0	18.5	ns	C <sub>L</sub> = 15 pF	
				10.7	19.1	1.0	22.0		C <sub>L</sub> = 50 pF	
	3.3 ± 0.3			6.4	10.1	1.0	12.0		C <sub>L</sub> = 15 pF	
				8.9	13.6	1.0	15.5		C <sub>L</sub> = 50 pF	
t <sub>PZL</sub> t <sub>PZH</sub>	3-STATE Output Enable Time	2.7		7.8	15.0	1.0	18.5	ns	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 1 kΩ	
				10.3	18.5	1.0	22.0		C <sub>L</sub> = 50 pF, R <sub>L</sub> = 1 kΩ	
	3.3 ± 0.3			6.1	9.7	1.0	12.0		C <sub>L</sub> = 15 pF, R <sub>L</sub> = 1 kΩ	
				8.6	13.2	1.0	15.5		C <sub>L</sub> = 50 pF, R <sub>L</sub> = 1 kΩ	
t <sub>PLZ</sub> t <sub>PHZ</sub>	3-STATE Output Disable Time	2.7		12.1	19.1	1.0	22.0	ns	C <sub>L</sub> = 50 pF, R <sub>L</sub> = 1 kΩ	
			3.3 ± 0.3	10.1	13.6	1.0	15.5		C <sub>L</sub> = 50 pF, R <sub>L</sub> = 1 kΩ	
t <sub>W</sub>	LE Pulse Width	2.7	6.5			7.5		ns		
			3.3 ± 0.3	5.0		5.0				
t <sub>S</sub>	Setup Time D <sub>n</sub> to LE	2.7	5.0			5.0		ns		
			3.3 ± 0.3	3.5		3.5				
t <sub>H</sub>	Hold Time D <sub>n</sub> to LE	2.7	1.5			1.5		ns		
			3.3 ± 0.3	1.5		1.5				
t <sub>OSHL</sub> t <sub>OSLH</sub>	Output to Output Skew (Note 4)	2.7			1.5		1.5	ns	C <sub>L</sub> = 50 pF	
			2.3			1.5				


Note 4: Parameter guaranteed by design. t<sub>OSLH</sub> = |t<sub>PLHm</sub> - t<sub>PLHn</sub>|, t<sub>OSHL</sub> = |t<sub>PHLm</sub> - t<sub>PHLn</sub>|.

## Capacitance




Symbol	Parameter	T <sub>A</sub> = +25°C			T <sub>A</sub> = -40°C to +85°C		Units	
		Min	Typ	Max	Min	Max		
C <sub>IN</sub>	Input Capacitance				4	10		pF
C <sub>OUT</sub>	Output Capacitance				6			pF
C <sub>PD</sub>	Power Dissipation Capacitance (Note 5)				27			pF

Note 5: C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.



$$\text{Average operating current can be obtained by the equation: } I_{CC(\text{opr.})} = \frac{C_{PD} \times V_{CC} \times f_{IN} + I_{CC}}{8 \text{ (per latch)}}$$

**Physical Dimensions** inches (millimeters) unless otherwise noted

20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide  
Package Number M20B

**Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)

DIMENSIONS ARE IN MILLIMETERS



## NOTES:



- A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.

M20DRevB1


## DETAIL A

**Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
Package Number M20D**

**Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)



DIMENSIONS ARE IN MILLIMETERS



DETAIL A

NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AC,  
REF NOTE 6, DATE 7/93.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLDS FLASH,  
AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

MTC20REV01

20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide  
Package Number MTC20

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

**LIFE SUPPORT POLICY**

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

[www.fairchildsemi.com](http://www.fairchildsemi.com)