

M66281FP

5120 × 8-Bit × 2 Line Memory

REJ03F0254-0200

Rev.2.00

Sep 14, 2007

Description

The M66281FP is high speed line memory that uses high performance silicon gate CMOS process technology and adopts the FIFO (First In First Out) structure consisting of 5120 words × 8 bits × 2.

Since memory is available to simultaneously output 1 line delay and 2 line delay data, the M66281FP is optimal for the compensation of data of multiple lines.


Features

- Memory configuration: 5120 words × 8 bits × 2 (dynamic memory)
- High speed cycle: 25 ns (Min)
- High speed access: 18 ns (Max)
- Output hold: 3 ns (Min)
- Reading and writing operations can be completely carried out independently and asynchronously
- Variable length delay bit
- Input/output: TTL direct connection allowable
- Output: 3 states
- Q00 to Q07: 1 line delay
- Q10 to Q17: 2 line delay


Application

Digital copying machine, laser beam printer, high speed facsimile, etc.

Block Diagram



Pin Arrangement



Absolute Maximum Ratings

(Ta = 0 to 70°C, unless otherwise noted)

Item	Symbol	Ratings	Unit	Conditions
Supply voltage	V _{CC}	-0.3 to +4.6	V	Value based on the GND pin
Input voltage	V _I	-0.3 to V _{CC} + 0.3	V	
Output voltage	V _O	-0.3 to V _{CC} + 0.3	V	
Power dissipation	P _d	540	mW	*
Storage temperature	T _{stg}	-55 to 150	°C	

Note: * Ta = 0 to 63°C. Ta > 63°C are derated at -9 mW / °C

Recommended Operating Conditions

Item	Symbol	Min	Typ	Max	Unit
Supply voltage	V _{CC}	2.7	3.15	3.6	V
Supply voltage	GND	—	0	—	V
Operating temperature	T _{opr}	0	—	70	°C

Electrical Characteristics

(Ta = 0 to 70°C, V_{CC} = 2.7 to 3.6 V, GND = 0 V, unless otherwise noted)

Item	Symbol	Min	Typ	Max	Unit	Test Conditions	
High-level input voltage	V _{IH}	2.0	—	—	V		
Low-level input voltage	V _{IL}	—	—	0.8	V		
High-level output voltage	V _{OH}	V _{CC} - 0.4	—	—	V	I _{OH} = -4 mA	
Low-level output voltage	V _{OL}	—	—	0.4	V	I _{OL} = 4 mA	
High-level input current	I _{IH}	—	—	1.0	μA	V _I = V _{CC}	WEB, WRESB, WCK, REB, RRESB, RCK, D0 to D7
Low-level input current	I _{IL}	—	—	-1.0	μA	V _I = GND	WEB, WRESB, WCK, REB, RRESB, RCK, D0 to D7
Off-state high-level output current	I _{OZH}	—	—	5.0	μA	V _O = V _{CC}	
Off-state low-level output current	I _{OZL}	—	—	-5.0	μA	V _O = GND	
Average supply current during operation	I _{CC}	—	—	150	mA	V _I = V _{CC} , GND, Output open t _{WCK} , t _{RCK} = 25 ns	
Input capacitance	C _I	—	—	10	pF	f = 1 MHz	
Off-time output capacitance	C _O	—	—	15	pF	f = 1 MHz	

Function

When write enable input WEB is set to "L", the contents of data inputs D0 to D7 are written into memory only for 1 line delay data in synchronization with a rising edge of write clock input WCK to perform writing operation. When this is the case, the write address counter of memory only for 1 line delay data is incremented simultaneously.

When WEB is set to "H", the writing operation is inhibited and the write address counter of memory only for 1 line delay data stops.

When write reset input WRESB is set to "L", the write address counter of memory only for 1 line delay data is initialized.

When read enable input REB is set to "L", the contents of memory only for 1 line delay data are output to data outputs Q00 to Q07 and the contents of memory only for 2 line delay data are output to Q10 to Q17 in synchronization with a rising edge of read clock input RCK to perform reading operation.

When this is the case, the read address counters of memory only for 1 line delay data and memory only for 2 line delay data are incremented simultaneously.

In addition, data of Q00 to Q07 is written into memory only for 2 line delay data in synchronization with a rising edge of RCK. When this is the case, the write address counter of memory only for 2 line delay data is then incremented.

When REB is set to "H", operation for reading data from memory only for 1 line delay and from memory only for 2 line delay data is inhibited and the read address counter of each memory stops.

Outputs Q00 to Q07 and Q10 to Q17 are placed in a high impedance state. In addition, the write address counter of memory only for 2 line delay data then stops.

When read reset input RRESB is set to "L", the read address counters of memory only for 1 line delay data as well as the write address counter and read address counter of memory only for 2 line delay data are then initialized.

Switching Characteristics

(Ta = 0 to 70°C, V_{CC} = 2.7 to 3.6 V, GND = 0 V, unless otherwise noted)

Item	Symbol	Min	Typ	Max	Unit
Access time	t _{AC}	—	—	18	ns
Output hold time	t _{OH}	3	—	—	ns
Output enable time	t _{OEN}	3	—	18	ns
Output disable time	t _{ODIS}	3	—	18	ns

Timing Requirements

(Ta = 0 to 70°C, V_{CC} = 2.7 to 3.6 V, GND = 0 V, unless otherwise noted)

Item	Symbol	Min	Typ	Max	Unit
Write clock (WCK) cycle	t _{WCK}	25	—	—	ns
Write clock (WCK) "H" pulse width	t _{WCKH}	11	—	—	ns
Write clock (WCK) "L" pulse width	t _{WCKL}	11	—	—	ns
Read clock (RCK) cycle	t _{RCK}	25	—	—	ns
Read clock (RCK) "H" pulse width	t _{RCKH}	11	—	—	ns
Read clock (RCK) "L" pulse width	t _{RCKL}	11	—	—	ns
Input data setup time for WCK	t _{DS}	7	—	—	ns
Input data hold time for WCK	t _{DH}	3	—	—	ns
Reset setup time for WCK/RCK	t _{RESS}	7	—	—	ns
Reset hold time for WCK/RCK	t _{RESH}	3	—	—	ns
Reset non-selection setup time for WCK/RCK	t _{NRESS}	7	—	—	ns
Reset non-selection hold time for WCK/RCK	t _{NRESH}	3	—	—	ns
WEB setup time for WCK	t _{WES}	7	—	—	ns
WEB hold time for WCK	t _{WEH}	3	—	—	ns
WEB non-selection setup time for WCK	t _{NWES}	7	—	—	ns
WEB non-selection hold time for WCK	t _{NWEH}	3	—	—	ns
REB setup time for RCK	t _{RES}	7	—	—	ns
REB hold time for RCK	t _{REH}	3	—	—	ns
REB non-selection setup time for RCK	t _{NRES}	7	—	—	ns
REB non-selection hold time for RCK	t _{NREH}	3	—	—	ns
Input pulse up/down time	t _r , t _f	—	—	20	ns
Data hold time*	t _H	—	—	20	ms


Notes: Perform reset operation after turning on power supply.

* For 1 line access, the following conditions must be satisfied:

WEB high-level period ≤ 20 ms – 5120 • t_{WCK} – WRESB low-level period

REB high-level period ≤ 20 ms – 5120 • t_{RCK} – RRESB low-level period

Switching Characteristics Measurement Circuit



Input pulse level: 0 to 3 V

Input pulse up/down time: 3 ns


Judging voltage Input: 1.3 V

Output: 1.3 V (However, $t_{ODIS(LZ)}$ is judged with 10% of the output amplitude, while $t_{ODIS(HZ)}$ is judged with 90% of the output amplitude)

Load capacitance C_L includes the floating capacity of connected lines and input capacitance of probe.


Item	SW1	SW2
$t_{ODIS(LZ)}$	Close	Open
$t_{ODIS(HZ)}$	Open	Close
$t_{OEN(ZL)}$	Close	Open
$t_{OEN(ZH)}$	Open	Close

t_{ODIS} and t_{OEN} Measurement Condition




Operation Timing


Write Cycle



Write Reset Cycle



Matters that Needs Attention when WCK Stops




Input data of n cycle is read at the rising edge after WCK of n cycle and writing operation starts in the WCK low-level period of $n+1$ cycle. The writing operation is complete at the falling edge after $n+1$ cycle.


To stop reading write data at n cycle, enter WCK before the rising edge after $n+1$ cycle.

When the cycle next to n cycle is a disable cycle, WCK for a cycle requires to be entered after the disable cycle as well.

Read Cycle




Read Reset Cycle



Notes on Reading of Written Data in Read Disable


When writing operation is performed at n cycle and $n + 1$ cycle on the writing side in the read disable period after $n - 1$ cycle on the reading side, output at n cycle and $n + 1$ cycle after read enable is invalid. For output at $n + 2$ cycle and after, however, data written in the read disable period is to be output.



Variable Length Delay Bit


1 Line (5120 Bits) Delay

Input data can be written at the rising edge of WCK after write cycle and output data is read at the rising edge of RCK before read cycle to easily make 1 line delay.




n-bit Delay Bit

(Reset at cycles according to the delay length)




n-bit Delay 2

(Slides input timings of WRESB and RRESB at cycles according to the delay length)

**n-bit Delay 3**


(Slides address by disabling REB in the period according to the delay length)



Reading Shortest n-cycle Write Data "n"

(Reading side $n - 2$ cycle ends after the end of writing side $n + 1$ cycle)


When the reading side $n - 2$ cycle ends before the end of the writing side $n + 1$ cycle, output Q_n of n cycle is made invalid. In the following diagram, end of reading side $n - 2$ cycle and end of writing side $n + 1$ cycle overlap each other. This example can read n cycle data in the shortest time. When this is the case, reading operation at $n - 1$ cycle is invalid.



Reading Longest n-cycle Write Data "n": 1 Line Delay

(When writing side n -cycle <2> starts, reading side n cycle <1> then starts)


Output Q_n of n cycle <1>* can be read until the start of reading side n cycle <2>* and the start of writing side n cycle <2>* overlap each other.




Note: <0>*, <1>* and <2>* indicate value of lines.

Application Example

Sub Scan Resolution Compensation Circuit with Laplacian Filter



Package Dimensions



Notes:

1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
2. Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (<http://www.renesas.com>)
5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guarantees regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below:
 - (1) artificial life support devices or systems
 - (2) surgical implantations
 - (3) healthcare intervention (e.g., excision, administration of medication, etc.)
 - (4) any other purposes that pose a direct threat to human lifeRenesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.
9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.
12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.



RENESAS SALES OFFICES

<http://www.renesas.com>

Refer to "<http://www.renesas.com/en/network>" for the latest and detailed information.

Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd.
10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd.
Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: <603> 7955-9390, Fax: <603> 7955-9510