











SN74LVC2G00

SCES193N - APRIL 1999-REVISED JANUARY 2015

# SN74LVC2G00 Dual 2-Input Positive-NAND Gate

#### **Features**

- Available in the Texas Instruments NanoFree™ Package
- Supports 5-V V<sub>CC</sub> Operation
- Inputs Accept Voltages to 5.5 V
- Max  $t_{pd}$  of 4.3 ns at 3.3 V
- Low Power Consumption, 10- $\mu$ A Max I<sub>CC</sub>
- ±24-mA Output Drive at 3.3 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)  $< 0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot) > 2 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- I<sub>off</sub> Supports Live Insertion, Partial Power Down Mode, and Back Drive Protection
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model
  - 1000-V Charged-Device Model

# 2 Applications

- IP Phones: Wired and Wireless
- **Optical Modules**
- Optical Networking: EPON and Video Over Fiber
- Point-to-Point Microwave Backhaul
- Power: Telecom DC/DC Module: Analog and Digital
- Private Branch Exchanges (PBX)
- **TETRA Base Exchanges**
- Telecom Base Band Units
- Telecom Shelters: Power Distribution Units (PDU), Power Monitoring Units (PMU), Wireless Battery Monitoring, Remote Electrical Tilt Units (RET), Remote Radio Units (RRU), Tower Mounted Amplifiers (TMA)
- Vector Signal Analyzers and Generators
- Video Conferencing: IP-Based HD
- WiMAX and Wireless Infrastructure Equipment
- Wireless Communications Testers and Wireless Repeaters
- xDSL Modems and DSLAM

# 3 Description

This dual 2-input positive-NAND gate is designed for 1.65-V to 5.5-V  $V_{CC}$  operation.

The SN74LVC2G00 device performs the Boolean function  $Y = \overline{A \times B}$  or  $Y = \overline{A} + \overline{B}$  in positive logic.

NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.


This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

## Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)			
	SM8 (8)	2.95 mm × 2.80 mm			
SN74LVC2G00	US8 (8)	2.30 mm × 2.00 mm			
	DSBGA (8)	1.91 mm × 0.91 mm			

(1) For all available packages, see the orderable addendum at the end of the data sheet.

# 4 Simplified Schematic





#### **Table of Contents**

1	Features 1	9	Detailed Description	9
2	Applications 1		9.1 Overview	<u>9</u>
3	Description 1		9.2 Functional Block Diagram	9
4	Simplified Schematic1		9.3 Feature Description	9
5	Revision History2		9.4 Device Functional Modes	9
6	Pin Configuration and Functions	10	Application and Implementation	10
7	Specifications4		10.1 Application Information	10
•	7.1 Absolute Maximum Ratings		10.2 Typical Application	10
	7.2 ESD Ratings	11	Power Supply Recommendations	11
	7.3 Recommended Operating Conditions	12	Layout	12
	7.4 Thermal Information		12.1 Layout Guidelines	12
	7.5 Electrical Characteristics		12.2 Layout Example	
	7.6 Electrical Characteristics (Continued)	13	Device and Documentation Support	
	7.7 Switching Characteristics, -40°C to 85°C6		13.1 Trademarks	12
	7.8 Switching Characteristics, -40°C to 125°C6		13.2 Electrostatic Discharge Caution	12
	7.9 Typical Characteristics		13.3 Glossary	12
8	Parameter Measurement Information 8	14	Mechanical, Packaging, and Orderable Information	12

# 5 Revision History

#### Changes from Revision M (November 2013) to Revision N

Page

Added Applications, Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table,
Typical Characteristics, Feature Description section, Device Functional Modes, Application and Implementation
section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and
Mechanical, Packaging, and Orderable Information section.

Deleted Ordering Information table.

# Changes from Revision L (January 2007) to Revision M


Page

•	Updated document to new TI data sheet format.	1
•	Updated operating temperature range in Recommended Operating Conditions table.	5

Submit Documentation Feedback



# 6 Pin Configuration and Functions



See mechanical drawings for dimensions.

#### Pin Functions

F	PIN	TYPE	DESCRIPTION
NAME	DCT, DCU, YZP	ITPE	DESCRIPTION
1A	1	I	A input for gate 1
1B	2	I	B input for gate 1
2Y	3	0	Output for gate 2
GND	4	_	Ground
2A	5	I	A input for gate 2
2B	6	I	B input for gate 2
1Y	7	0	Output for gate 1
V <sub>CC</sub>	8	I	Power input.



# 7 Specifications

#### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

				MIN	MAX	UNIT
$V_{CC}$	Supply voltage range			-0.5	6.5	V
VI	Input voltage range <sup>(2)</sup>			-0.5	6.5	V
Vo	Voltage range applied to any output in the high-impedance or power-off state (2)				6.5	V
Vo	Voltage range applied to any output in the high or low state (2)(3)				V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0			-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0			-50	mA
IO	Continuous output current				±50	mA
	Continuous current through V <sub>CC</sub> or GND				±100	mA
T <sub>stg</sub>	Storage temperature range			-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	1000	V

1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Submit Documentation Feedback

<sup>(2)</sup> The input negative-voltage and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

<sup>(3)</sup> The value of V<sub>CC</sub> is provided in the *Recommended Operating Conditions* table.



# 7.3 Recommended Operating Conditions

			MIN	MAX	UNIT
.,	Complement	Operating	1.65	5.5	V
$V_{CC}$	Supply voltage	Data retention only	1.5		V
		V <sub>CC</sub> = 1.65 V to 1.95 V	0.65 × V <sub>CC</sub>		
V	High lavel input valtage	V <sub>CC</sub> = 2.3 V to 2.7 V	1.7		\ /
$V_{IH}$	High-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V	2		V
		V <sub>CC</sub> = 4.5 V to 5.5 V	0.7 × V <sub>CC</sub>		
		V <sub>CC</sub> = 1.65 V to 1.95 V		0.35 × V <sub>CC</sub>	
.,		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	.,
$V_{IL}$	Low-level input voltage		0.8	V	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		0.3 × V <sub>CC</sub>	
VI	Input voltage	'	0	5.5	V
Vo	Output voltage		0	V <sub>CC</sub>	V
		V <sub>CC</sub> = 1.65 V		-4	
		V <sub>CC</sub> = 2.3 V		-8	
$I_{OH}$	High-level output current	output current		-16	mA
		V <sub>CC</sub> = 3 V		-24	
		V <sub>CC</sub> = 4.5 V		-32	
		V <sub>CC</sub> = 1.65 V		4	
		V <sub>CC</sub> = 2.3 V		8	
l <sub>OL</sub>	Low-level output current			16	mA
-	·	V <sub>CC</sub> = 3 V		24	
		V <sub>CC</sub> = 4.5 V		32	
		$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}, 2.5 \text{ V} \pm 0.2 \text{ V}$		20	
Δt/Δν	Input transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		10	ns/V
	·	$V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$			
T <sub>A</sub>	Operating free-air temperature	1 55	-40	125	°C

<sup>(1)</sup> All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

#### 7.4 Thermal Information

			SN74LVC1G00		
	THERMAL METRIC <sup>(1)</sup>	DCT	DCU	YZP	UNIT
		5 PINS	5 PINS	5 PINS	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	220	227	102	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



#### 7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TEST COMPLIANC	v	-40°C	C to 85°C		-40°C	to 125°C		LIMIT	
PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup>	MAX	MIN	TYP <sup>(1)</sup>	MAX	UNIT	
	I <sub>OH</sub> = -100 μA	1.65 V to 5.5 V	V <sub>CC</sub> - 0.1			V <sub>CC</sub> - 0.1				
	$I_{OH} = -4 \text{ mA}$	1.65 V	1.2			1.2				
V <sub>OH</sub>	$I_{OH} = -8 \text{ mA}$	2.3 V	1.9			1.9			V	
	$I_{OH} = -16 \text{ mA}$	3 V	2.4			2.4			V	
	$I_{OH} = -24 \text{ mA}$	3 V	2.3			2.3				
	$I_{OH} = -32 \text{ mA}$	4.5 V	3.8			3.8				
	I <sub>OL</sub> = 100 μA	1.65 V to 5.5 V			0.1			0.1		
	I <sub>OL</sub> = 4 mA	1.65 V			0.45			0.45		
V	I <sub>OL</sub> = 8 mA	2.3 V			0.3			0.3	V	
V <sub>OL</sub>	I <sub>OL</sub> = 16 mA	3 V			0.4			0.4	V	
	I <sub>OL</sub> = 24 mA	3 V			0.55			0.55		
	I <sub>OL</sub> = 32 mA	4.5 V			0.55			0.55		
I <sub>I</sub> A or B inputs	V <sub>I</sub> = 5.5 V or GND	0 to 5.5 V			±5			±5	μΑ	
I <sub>off</sub>	$V_I$ or $V_O = 5.5 \text{ V}$	0			±10			±10	μΑ	
I <sub>cc</sub>	$V_I = 5.5 \text{ V or GND},  I_O = 0$	1.65 V to 5.5 V			10			10	μΑ	
ΔI <sub>CC</sub>	One input at $V_{CC} - 0.6 \text{ V}$ , Other inputs at $V_{CC}$ or GND	3 V to 5.5 V			500			500	μΑ	
C <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V		5					pF	

<sup>(1)</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C.

## 7.6 Electrical Characteristics (Continued)

 $T_{\Delta} = 25^{\circ}C$ 

	DADAMETED	TEST CONDITIONS	V <sub>CC</sub> = 1.8 V V <sub>CC</sub> = 2.5 V		V <sub>CC</sub> = 3.3 V	V <sub>CC</sub> = 5 V	UNIT	
	PARAMETER	TEST CONDITIONS	TYP	TYP	TYP	TYP	UNII	
C <sub>pd</sub>	Power dissipation capacitance	f = 10 MHz	19	19	20	22	pF	

### 7.7 Switching Characteristics, -40°C to 85°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

						-40°C t	o 85°C				
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = ' ± 0.1		V <sub>CC</sub> = 2 ± 0.2		V <sub>CC</sub> = 3 ± 0.3		V <sub>CC</sub> = ± 0.9		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	A or B	Y	3.7	8.6	1.6	4.8	1.1	4.3	1	3.3	ns

### 7.8 Switching Characteristics, -40°C to 125°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)


				−40°C to 125°C							
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1 ± 0.15		V <sub>CC</sub> = 2 ± 0.2		V <sub>CC</sub> = 3 ± 0.3		V <sub>CC</sub> = ± 0.5		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	A or B	Y	3.7	9.4	1.6	5.5	1.1	4.9	1	3.8	ns

- TPD

6




# 7.9 Typical Characteristics






#### 8 Parameter Measurement Information



TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	<b>V</b> <sub>LOAD</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

.,	INI	PUTS		V		_	.,
V <sub>cc</sub>	V,	t,/t,	V <sub>M</sub>	<b>V</b> <sub>LOAD</sub>	C <sub>L</sub>	R <sub>⊾</sub>	V <sub>Δ</sub>
1.8 V ± 0.15 V	V <sub>cc</sub>	≤2 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	30 pF	<b>1 k</b> Ω	0.15 V
$2.5~\textrm{V}~\pm~0.2~\textrm{V}$	V <sub>cc</sub>	≤2 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	30 pF	500 Ω	0.15 V
$3.3~V~\pm~0.3~V$	3 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
5 V ± 0.5 V	V <sub>cc</sub>	≤2.5 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	50 pF	500 Ω	0.3 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{\circ}$  = 50  $\Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{\mbox{\tiny PLZ}}$  and  $t_{\mbox{\tiny PHZ}}$  are the same as  $t_{\mbox{\tiny dis}}.$
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms

Submit Documentation Feedback

Copyright © 1999–2015, Texas Instruments Incorporated




# 9 Detailed Description

#### 9.1 Overview

The  $\underline{SN74LVC2G00}$  device contains two 2-input positive-NAND gates and performs the Boolean function  $Y = \overline{A \times B}$  or  $Y = \overline{A} + \overline{B}$  on each gate. This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

# 9.2 Functional Block Diagram



#### 9.3 Feature Description

- · Wide operating voltage range.
  - Operates from 1.65 V to 5.5 V
- Allows down voltage translation
  - Inputs accept voltages to 5.5 V
- I<sub>off</sub> feature
  - Allows voltages on the inputs and outputs, when V<sub>CC</sub> is 0 V

#### 9.4 Device Functional Modes

**Table 1. Function Table (Each Gate)** 

INPL	OUTPUT	
A	В	Υ
Н	Н	L
L	X	Н
X	L	Н




# 10 Application and Implementation

#### 10.1 Application Information

SN74LVC2G00 is a high-drive CMOS device that can be used for implementing NAND logic with a high output drive, such as an LED application. It can produce 24 mA of drive current at 3.3 V, making it Ideal for driving multiple outputs and good for high speed applications up to 100 MHz. The inputs are 5.5-V tolerant, allowing it to translate down to  $V_{\rm CC}$ .

## 10.2 Typical Application



#### 10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so routing and load conditions should be considered to prevent ringing.

#### 10.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
  - For rise time and fall time specifications, see (Δt/ΔV) in the Recommended Operating Conditions table.
  - For specified high and low levels, see (V<sub>IH</sub> and V<sub>IL</sub>) in the Recommended Operating Conditions table.
  - Inputs are overvoltage tolerant allowing them to go as high as (V<sub>I</sub> max) in the Recommended Operating
     Conditions table at any valid V<sub>CC</sub>.

#### 2. Recommend Output Conditions


- Load currents should not exceed (I<sub>O</sub> max) per output and should not exceed total current (continuous current through V<sub>CC</sub> or GND) for the part. These limits are located in the *Absolute Maximum Ratings* table.
- Outputs should not be pulled above V<sub>CC</sub>.

Submit Documentation Feedback



# **Typical Application (continued)**

#### 10.2.3 Application Curves



# 11 Power Supply Recommendations

The power supply can be any voltage between the min and max supply voltage rating located in the *Recommended Operating Conditions* table.

Each  $V_{CC}$  pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply a 0.1- $\mu$ F capacitor is recommended and if there are multiple  $V_{CC}$  pins then a 0.01- $\mu$ F or 0.022- $\mu$ F capacitor is recommended for each power pin. It is ok to parallel multiple bypass caps to reject different frequencies of noise. 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.



# 12 Layout

#### 12.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 5 are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient.

#### 12.2 Layout Example




Figure 5. Layout Diagram

# 13 Device and Documentation Support

#### 13.1 Trademarks

NanoFree is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 13.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 13.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms and definitions.

# 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.





15-Apr-2017

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LVC2G00DCTR	ACTIVE	SM8	DCT	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C00 (R ~ Z)	Samples
SN74LVC2G00DCTRE4	ACTIVE	SM8	DCT	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C00 (R ~ Z)	Samples
SN74LVC2G00DCTRG4	ACTIVE	SM8	DCT	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C00 (R ~ Z)	Samples
SN74LVC2G00DCUR	ACTIVE	VSSOP	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 125	(C00Q ~ C00R)	Samples
SN74LVC2G00DCUT	ACTIVE	VSSOP	DCU	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 125	(C00Q ~ C00R)	Samples
SN74LVC2G00DCUTG4	ACTIVE	VSSOP	DCU	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C00R	Samples
SN74LVC2G00YZPR	ACTIVE	DSBGA	YZP	8	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	CAN	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



# PACKAGE OPTION ADDENDUM

15-Apr-2017

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 28-Sep-2017


# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC2G00DCTR	SM8	DCT	8	3000	180.0	13.0	3.35	4.5	1.55	4.0	12.0	Q3
SN74LVC2G00DCUR	VSSOP	DCU	8	3000	178.0	9.5	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC2G00DCUR	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC2G00DCUT	VSSOP	DCU	8	250	178.0	9.5	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC2G00DCUTG4	VSSOP	DCU	8	250	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC2G00YZPR	DSBGA	YZP	8	3000	178.0	9.2	1.02	2.02	0.63	4.0	8.0	Q1

www.ti.com 28-Sep-2017




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC2G00DCTR	SM8	DCT	8	3000	182.0	182.0	20.0
SN74LVC2G00DCUR	VSSOP	DCU	8	3000	202.0	201.0	28.0
SN74LVC2G00DCUR	VSSOP	DCU	8	3000	202.0	201.0	28.0
SN74LVC2G00DCUT	VSSOP	DCU	8	250	202.0	201.0	28.0
SN74LVC2G00DCUTG4	VSSOP	DCU	8	250	202.0	201.0	28.0
SN74LVC2G00YZPR	DSBGA	YZP	8	3000	220.0	220.0	35.0

# DCU (R-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)




NOTES:

- : A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. Falls within JEDEC MO-187 variation CA.



DCU (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE (DIE DOWN)




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# DCT (R-PDSO-G8)

#### PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion
- D. Falls within JEDEC MO-187 variation DA.

# DCT (R-PDSO-G8)

# PLASTIC SMALL OUTLINE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





DIE SIZE BALL GRID ARRAY




#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



#### IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.