



8561

Preliminary

CMOS IC

POWER FACTOR CORRECTOR

DESCRIPTION

The UTC **8561** is a Power Factor Corrector, which can work in wide input voltage range applications (from 85V ~ 265V) with an excellent THD. It has very low start up current (about 50 uA) and a disable function on the ZCD pin, which is designed to keep lower current consumption in stand by mode.

The device is operating in transition mode, and is able to drive a Power MOS or IGBT with a ± 400mA current for sourcing and sinking.


FEATURES

- * 1% Precision (@ T_J = 25°C) Internal Reference Voltage
- * Output Overvoltage Protection
- * Very Low Power Start-Up Current
- * Very Low Operating Supply Current
- * Current Sense Filter On Chip
- * Disable Function (with ZCD Pin)
- * Transition Mode Operation
- * Gate Driving Current: ± 400mA


ORDERING INFORMATION

Ordering Number		Package	Packing
Lead Free Plating	Halogen Free		
8561L-D08-T	8561G-D08-T	DIP-8	Tube

<p>8561G-D08-T</p> <p>(1)Packing Type (2)Package Type (3)Halogen Free</p>	<p>(1) T: Tube (2) D08: DIP-8 (3) G: halogen Free, L: Lead Free Plating</p>
---	---




■ PIN CONFIGURATION



■ PIN DESCRIPTION

PIN NO	PIN NAME	DESCRIPTION
1	INV	Inverting input of the error amplifier.
2	COMP	Output of the error amplifier.
3	MULT	Input of the multiplier stage.
4	CS	Input of the current sense stage.
5	ZCD	Input of the zero current detection.
6	GND	Ground.
7	GD	Gate driver output.
8	V _{cc}	Voltage supply.

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS (Ta=25°C, unless otherwise specified)

PARAMETER	SYMBOL	RATINGS	UNIT
Analog Inputs & Outputs	INV, COMP MULT	-0.3 ~ 7	V
Current Sense Input	CS	-0.3 ~ 7	V
Iq+Iz (IGD = 0)	IV _{CC}	30	mA
Output Totem Pole Peak Current (2ms)	IGD	±700	mA
Zero Current Detector	ZCD	50 (source) -10 (sink)	mA mA
Power Dissipation	P _D	0.65	W
Junction Temperature	T _J	150	°C
Storage Temperature	T _{STG}	-55 ~ +150	°C

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

■ ELECTRICAL CHARACTERISTICS (V_{CC}=14.5V, Ta=-25°C ~ 125°C, unless otherwise specified)

PARAMETER	PIN	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLTAGE SECTION							
Operating Range	8	V _{CC}	after turn-on	11		18	V
Turn-ON Threshold	8	V _{CC(ON)}		11	12	13	V
Turn-OFF Threshold	8	V _{CC(OFF)}		8.7	9.5	10.3	V
Hysteresis	8	Hys		2.2	2.5	2.8	V
SUPPLY CURRENT SECTION							
Start-up Current	8	I _{START-U}	before turn-on (V _{CC} =11V)	20	50	90	μA
Quiescent Current	8	I _q			2.6	4	mA
Operating Supply Current	8	I _{CC}	C _L =1nF @ 70KHz		4	5.5	mA
			In OVP condition V _{pin1} =2.7V		1.4		mA
Quiescent Current	8	I _q	V _{PIN5} ≤150mA, V _{CC} >V _{CC off}		1.4		mA
	8		V _{PIN5} ≤150mV, V _{CC} <V _{CC off}	20	50	90	μA
Zener Voltage	8	V _Z	I _{CC} =25mA	18	20	30	V
ERROR AMPLIFIER SECTION							
Voltage Feedback Input Threshold	1	V _{INV}	Ta=25°C	2.465	2.5	2.535	V
			12V<V _{CC} <18V	2.44		2.56	V
Line Regulation			V _{CC} =12 ~ 18V		2	5	mV
Input Bias Current	1	I _{INV}			-100	-1000	μA
Voltage Gain		G _V	Open loop	60	80		dB
Gain Bandwidth		G _B			1		MHz
Source Current	2	I _{COMP}	V _{COMP} =4V, V _{INV} =2.4V	-2	-4	-8	mA
Sink Current			V _{COMP} =4V, V _{INV} =2.6V	2.5	4.5		mA
Upper Clamp Voltage	2	V _{COMP}	I _{SOURCE} =0.5mA		5.8		V
Lower Clamp Voltage			I _{SINK} =0.5mA		2.25		V
MULTIPLIER SECTION							
Linear Operating Voltage	3	V _{MULT}		0~ 3	0 ~ 3.5		V
Output Max.Slope		$\frac{\Delta V_{CS}}{\Delta V_{mult}}$	V _{MULT} =from 0V ~ 0.5V	1.65	1.9		
			V _{COMP} =Upper ClamVoltage				
Gain		K	V _{MULT} =1V, V _{COMP} =4V	0.45	0.6	0.75	1/V
CURRENT SENSE COMPARATOR							
Current Sense Reference Clamp	4	V _{CS}	V _{MULT} =2.5V V _{COMP} =Upper Clamp Voltage	1.6	1.7	1.8	V
Input Bias Current	4	I _{CS}	V _{OS} =0		-0.05	-1	μA
Delay to Output	4	t _{d(H-L)}			200	450	ns
Current Sense Offset	4				0	15	mV

■ ELECTRICAL CHARACTERISTICS (Cont.)

PARAMETER	PIN	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ZERO CURRENT DETECTOR							
Input Threshold Voltage Rising Edge (Note)	5	V_{ZCD}			2.1		V
Hysteresis (Note)				0.3	0.5	0.7	V
Upper Clamp Voltage	5	V_{ZCD}	$I_{ZCD}=20\mu A$	4.5	5.0	6.8	V
Upper Clamp Voltage	5	V_{ZCD}	$I_{ZCD}=3mA$	4.7	5.1	7	V
Lower Clamp Voltage	5	V_{ZCD}	$I_{ZCD}=3mA$	0.3	0.65	1	V
Sink Bias Current	5	I_{ZCD}	$1V \leq V_{ZCD} \leq 4.5V$		2		μA
Source Current Capability	5	I_{ZCD}		-3		-10	mA
Sink Current Capability	5	I_{ZCD}		3		10	mA
Disable threshold	5	V_{DIS}			200	300	mV
Restart Current After Disable	5	I_{ZCD}	$V_{ZCD} < V_{dis}, V_{CC} > V_{COFF}$		-200	-300	μA
OUTPUT SECTION							
Dropout Voltage	7	V_{GD}	$I_{GDsource}=200mA$		1.2	2	V
			$I_{GDsource}=20mA$		0.7	1	V
			$I_{GDsink}=200mA$			1.5	V
			$I_{GDsink}=20mA$			0.3	V
Output Voltage Rise Time	7	t_R	$C_L=1nF$		40	100	ns
Output Voltage Fall Time	7	t_F	$C_L=1nF$		40	100	ns
IGD Sink Current	7	$I_{GD(OFF)}$	$V_{CC}=3.5V, V_{GD}=1V$	5	10		mA
OUTPUT OVERVOLTAGE SECTION							
OVP Triggering Current	2	I_{OVP}		35	40	45	μA
Static OVP Threshold				2.1	2.25	2.4	V
RESTART TIMER							
Start Timer		t_{START}		70	150	400	μs

Note: Parameter guaranteed by design, not tested in production.

