

## High Input Voltage Linear Regulator

### DESCRIPTION

The TS31x23 high voltage linear regulator consists of a low power amplifier with a high voltage p-channel pass gate.

The linear regulator has a wide operating range, and is ideal for systems that may have large voltage transients and require the output load to remain regulated.

An analog current limit is used to limit output current and protect the regulator from external short circuits.

### APPLICATIONS

- Set-top Boxes
- Automotive
- Industrial
- Medical
- Energy harvesting systems
- Wireless Power


### FEATURES

- **Wide input supply operating range**
  - **TS31023 : 5V-16V**
  - **TS31223 : 5V-36V**
- Adjustable output voltage from 1.25V to  $V_{IN} - V_{dropout}$
- 60mA output current capability
- Enable control function

### SUMMARY SPECIFICATIONS

- Ambient operating temperature 0C to 85C
- Packaged in a 8pin DFN (2x2)

### TYPICAL APPLICATION



## PIN-OUT CONFIGURATION

PIN #	NAME	I/O/P	DESCRIPTION
1	GND	P	Ground
2	VOUT	O	Regulated Output Voltage
3	N/C		No Connect
4	N/C		No Connect
5	N/C		No Connect
6	FB	I	Feedback Voltage
7	VIN	P	Input Voltage
8	EN	I	ENABLE Input

## ABSOLUTE MAXIMUM RATINGS

Over operating free-air temperature range unless otherwise noted<sup>(1,2)</sup>

		UNIT
VIN	-0.3 to 18 (TS31023) -0.3 to 40 (TS31223)	V
VOUT	-0.3 to 18 (TS31023) -0.3 to 40 (TS31223)	V
EN, FB	-0.3 to 6.0	V
Electrostatic Discharge – Human Body Model	2	kV
Maximum junction temperature, T <sub>J</sub>	150	°C
Storage temperature range, T <sub>stg</sub>	-65 to 150	°C
Lead Temperature (soldering, 10 seconds)	260	°C

Note 1: Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Note 2: All voltage values are with respect to network ground terminal.

## THERMAL CHARACTERISTICS

Package DFN	$\theta_{JA}$ (°C/W) (See Note 4)	$\theta_{JC}$ (°C/W) (See Note 5)
8 pin	73.1	10.7

Note 4: This assumes a FR4 board only.

Note 5: This assumes a 1oz. Copper JEDEC standard board with thermal vias. See Exposed Pad section and application note for more information.

## RECOMMENDED OPERATING CONDITIONS




Parameter	Min	Max	Unit
Unregulated Supply Input Voltage (VIN)	5	16 (TS31023) 36 (TS31223)	V
Enable Input (EN)	0	5	V
Regulated Supply Output Voltage (VOUT)	1.25	VIN - V <sub>dropout</sub>	V
Operating Junction Temperature, T <sub>J</sub>	-40	125	°C

## CHARACTERISTICS



Electrical characteristics, VIN = 12V, T<sub>J</sub> = 25°C, unless otherwise noted

Symbol	Parameter	Condition	Min	Typ	Max	Unit
VIN	Input Supply Voltage	TS31023	5		16	V
		TS31223	5		36	V
VOUT	Output Voltage		1.25		VIN - V <sub>dropout</sub>	V
FB	Feedback Voltage	VIN = 12V	1.10	1.20	1.30	V
C <sub>OUT</sub>	Output Bypass Capacitor		1	2.2	4.7	µF
I <sub>off</sub> (VIN)	Disabled Current	EN=0V, VIN=12V		1		µA
I <sub>qq</sub> (VIN)	Quiescent Current	EN=5V, I <sub>out</sub> = 0		220		µA
I <sub>out</sub>	Load Capability				60	mA
V <sub>Line</sub>	DC Line Regulation (TS31023)	VIN = 5.5V to 16V, Vout=5.0V, I <sub>out</sub> = 5mA		0.1	0.6	%
	DC Line Regulation (TS31223)	VIN = 5.5V to 36V, Vout=5.0V, I <sub>out</sub> = 5mA		0.1	0.6	%
V <sub>Load</sub>	DC Load Regulation (TS31023)	VIN = 12V, Vout=5.0V, I <sub>out</sub> = 1mA to 60mA		0.02	0.35	%
		VIN = 6V, Vout=5.0V, I <sub>out</sub> = 1mA to 60mA		0.02	0.15	%
I <sub>limit</sub>	Current Limit	Vin =12V		100		mA


## TYPICAL CHARACTERISTICS


 $I_{qq}$  Performance vs. Supply Voltage

 $I_{qq}$  Performance vs. Load Current

 $V_{OUT}$  Performance vs.  $V_{CC}$ 


Line Regulation Performance




 $V_{OUT}$  Performance vs.  $I_{OUT}$ 


Load Regulation Performance




$V_{OUT}$  Performance vs.  $I_{OUT}$ 



Load Regulation Performance


 $V_{OUT}$  Performance vs Temperature


Dropout Voltage vs. Load Current



## PACKAGE MECHANICAL DRAWINGS



Dimensions	Limits	MILLIMETERS		
		MIN	NOM	MAX
Number of Pins	N	8		
Pitch	e	0.50 BSC		
Overall Height	A	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.20 REF		
Overall Length	D	2.00 BSC		
Exposed Pad Width	E2	0.75	0.90	1.00
Overall Width	E	2.00 BSC		
Exposed Pad Length	D2	1.55	1.70	1.80
Contact Width	b	0.18	0.25	0.30
Contact Length	L	0.20	0.30	0.40
Contact-to-Exposed Pad	K	0.20	-	-

### Notes:

Dimensions and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information only.

YYY = Internal trace code.

X = Internal assembly code.

## RECOMMENDED PCB LAND PATTERN




**RECOMMENDED  
LAND PATTERN**

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.50 BSC		
Optional Center Pad Width	W2	-	-	1.70
Optional Center Pad Length	T2	-	-	0.90
Contact Pad Spacing	C1	-	2.00	-
Contact Pad Width (X8)	X1	-	-	0.35
Contact Pad Length (X8)	Y1	-	-	0.65
Distance Between Pads	G	0.15	-	-

## APPLICATION USING A MULTI-LAYER PCB


To maximize the efficiency of this package for application on a single layer or multi-layer PCB, certain guidelines must be followed when laying out this part on the PCB.

The following are guidelines for mounting the exposed pad IC on a Multi-Layer PCB with ground a plane.




Package and PCB Land Configuration  
For a Multi-Layer PCB

### JEDEC standard FR4 PCB Cross-section:



Multi-Layer Board (Cross-sectional View)


In a multi-layer board application, the thermal vias are the primary method of heat transfer from the package thermal pad to the internal ground plane. The efficiency of this method depends on several factors, including die area, number of thermal vias, thickness of copper, etc.



Note: NOT to Scale

The above drawing is a representation of how the heat can be conducted away from the die using an exposed pad package. Each application will have different requirements and limitations and therefore the user should use sufficient copper to dissipate the power in the system. The output current rating for the linear regulators may have to be de-rated for ambient temperatures above 85C. The de-rate value will depend on calculated worst case power dissipation and the thermal management implementation in the application.

## APPLICATION USING A SINGLE LAYER PCB



Layout recommendations for a Single Layer PCB: utilize as much Copper Area for Power Management. In a single layer board application the thermal pad is attached to a heat spreader (copper areas) by using low thermal impedance attachment method (solder paste or thermal conductive epoxy).

In both of the methods mentioned above it is advisable to use as much copper traces as possible to dissipate the heat.

## IMPORTANT:


**If the attachment method is NOT implemented correctly, the functionality of the product is not guaranteed. Power dissipation capability will be adversely affected if the device is incorrectly mounted onto the circuit board.**

## IR REFLOW PROFILE

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
Average ramp-up rate ( $T_{smax}$ to $T_p$ )	3° C/second max.	3° C/second max.
<b>Preheat</b>		
- Temperature Min ( $T_{smin}$ )	100 °C	150 °C
- Temperature Max ( $T_{smax}$ )	150 °C	200 °C
- Time ( $T_{smin}$ to $T_{smax}$ ) (ts)	60-120 seconds	60-180 seconds
Time maintained above:		
- Temperature ( $T_L$ )	183 °C	217 °C
- Time ( $t_L$ )	60-150 seconds	60-150 seconds
Peak Temperature ( $T_p$ )	See Table 4.1	See Table 4.2
Time within 5°C of actual Peak Temperature ( $t_p$ ) <sup>2</sup>	10-30 seconds	20-40 seconds
Ramp-down Rate	6 °C/second max.	6 °C/second max.
Time 25°C to Peak Temperature	6 minutes max.	8 minutes max.

**Note 1:** All temperatures refer to topside of the package, measured on the package body surface.

**Note 2:** Time within 5 °C of actual peak temperature ( $t_p$ ) specified for the reflow profiles is a “supplier” minimum and “user” maximum.



**Table 4-1 SnPb Eutectic Process - Package Peak Reflow Temperatures**

Package Thickness	Volume mm <sup>3</sup> <350	Volume mm <sup>3</sup> ≥ 350
<2.5 mm	240 +0/-5 °C	225 +0/-5°C
≥ 2.5 mm	225 +0/-5°C	225 +0/-5°C

**Table 4-2 Pb-free Process - Package Peak Reflow Temperatures**

Package Thickness	Volume mm <sup>3</sup> < 350	Volume mm <sup>3</sup> 350 - 2000	Volume mm <sup>3</sup> > 2000
< 1.6 mm	260 °C *	260 °C *	260 °C *
1.6 mm - 2.5 mm	260 °C *	250 °C *	245 °C *
> 2.5 mm	250 °C *	245 °C *	245 °C *
* Tolerance: The device manufacturer/supplier shall assure process compatibility up to and including the stated classification temperature at the rated MSL level			

**Note 1:** Package volume excludes external terminals (balls, bumps, lands, leads) and/or non-integral heat sinks.

**Note 2:** The maximum component temperature reached during reflow depends on package thickness and volume. The use of convection reflow processes reduces the thermal gradients between packages. However, thermal gradients due to differences in thermal mass of SMD packages may still exist.

**Note 3:** Components intended for use in a “lead-free” assembly process shall be evaluated using the “lead free” peak temperature and profiles defined in Tables 4-1, 4.2 and 5-2 whether or not lead free.

---

## ROHS AND REACH COMPLIANCE

Triune Systems is fully committed to environmental quality. All Triune Systems materials and suppliers are fully compliant with RoHS (European Union Directive 2011/65/EU), REACH SVHC Chemical Restrictions (EC 1907/2006), IPC-1752 Level 3 materials declarations, and their subsequent amendments. Triune Systems maintains certified laboratory reports for all product materials, from all suppliers, which show full compliance to restrictions on the following:


- Cadmium (Cd)
- Chlorofluorocarbons (CFCs)
- Chlorinate Hydrocarbons (CHCs)
- Halons
- Hexavalent Chromium (CrVI)
- Hydrobromofluorocarbons (HBFCs)
- Hydrochlorofluorocarbons (HCFCs)
- Lead (Pb)
- Mercury (Hg)
- Perfluorocarbons (PFCs)
- Polybrominated biphenyls (PBB)
- Polybrominated Diphenyl Ethers (PBDEs)

## ORDERING INFORMATION

Part Number:


**TS31023-CDFNR (7 inch reel)**
**TS31023-CDFNR-13 (13 inch reel)**
**TS31223-CDFNR (7 inch reel)**
**TS31223-CDFNR-13 (13 inch reel)**

## REEL DIMENSIONS (7 INCH)



PRODUCT SPECIFICATIONS					
TAPE WIDTH	T (MAX)	A (MAX)	N (MIN)	W1	W2
8MM	4	180	60	8.4	14.4
12MM	5	180	60	12.4	18.4
16MM	7	180	60	16.4	22.4


## REEL DIMENSIONS (13 INCH)




PRODUCT SPECIFICATIONS				
TAPEWIDTH	A (MAX)	N (MIN)	W1	W2
8MM	330	100	8.4	14.4
12MM	330	100	12.4	18.4
16MM	330	100	16.4	22.4

## CARRIER TAPE SPECIFICATION

All DFN and QFN packages will be oriented so that the index package locations will be on the upper right corner of the sprocket side of the carrier tape.



All carrier tape used for packing Triune System Components will be specifically formulated to provide protection from physical and electro-static discharge (ESD) damage during shipping and storage. Embossed carrier tape must be EIA Standard-481-1 compliant and meet the mechanical characteristics shown in Table 3.



Dimensions are in millimeters															
Pkg type	A0	B0	W	D0	D1	E1	E2	F	P1	P0	K0	T	Wc	Tc	
2x2mm DFN	2.3	2.3	8.0 +/- 0.2	1.50 +/- 0.10	1.10 +/- 0.10	1.75 +/- 0.10	6.25 min	3.5 +/- 0.05	4	4	1.5	0.25 +/- 0.05	8	0.21-0.35	
3x3mm QFN	3.3	3.3	12	1.50 +/- 0.10	1.10 +/- 0.10			3.5 +/- 0.05	8	8	1.1		4.5	0.21-0.35	
4x4mm QFN	4.35	4.35	12	1.50 +/- 0.10	1.10 +/- 0.10			3.5 +/- 0.05	8	8	1.1		5.4	0.21-0.35	
5x5mm QFN	5.25	5.25	12	1.50 +/- 0.10	1.10 +/- 0.10			3.5 +/- 0.05	8	8	1.1		9.2	0.21-0.35	
6x6mm QFN	6.3 +/- 0.10	6.3 +/- 0.10	16 +/- 0.30	1.50 +/- 0.10	1.50 +/- 0.10	1.75 +/- 0.10	14.25	7.5 +/- 0.10	12	2	1.1	0.30 +/- 0.05	13.3	0.21-0.35	

---

**Legal Notices**

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. "Typical" parameters which may be provided in Triune Systems data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for your application by your technical experts. TRIUNE SYSTEMS MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Triune Systems disclaims all liability arising from this information and its use. Triune System products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Triune Systems product could create a situation where personal injury or death may occur. Should the Buyer purchase or use Triune Systems products for any such unintended or unauthorized application, the Buyer shall indemnify and hold Triune Systems, and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Triune Systems was negligent regarding the design or manufacture of the part. No licenses are conveyed, implicitly or otherwise, under any Triune Systems intellectual property rights.

**Trademarks**

The Triune Systems® name and logo, MPPT-lite™, and nanoSmart® are trademarks of Triune Systems, LLC. in the U.S.A..

All other trademarks mentioned herein are property of their respective companies.

© 2012 Triune Systems, LLC. All Rights Reserved.