

1:8 LOW JITTER CMOS CLOCK BUFFER (<200 MHz)

Features

- 8 LVCMOS outputs
- Low additive jitter: 125 fs rms typ
- Wide frequency range: 1 to 200 MHz
- Asynchronous output enable
- Low output-output skew: <100 ps
- RoHS compliant, Pb-free
- Industrial temperature range: -40 to +85 °C
- Footprint-compatible with CDCLVC1108
- 1.8, 2.5, or 3.3 V operation
- 16-TSSOP




Applications

- High-speed clock distribution
- Ethernet switch/router
- Optical Transport Network (OTN)
- SONET/SDH
- PCI Express Gen 1/2/3
- Storage
- Telecom
- Industrial
- Servers
- Backplane clock distribution

Description

The Si53365 is an ultra low jitter eight output LVCMOS buffer. The Si53365 utilizes Silicon Laboratories' advanced CMOS technology to fanout clocks from dc to 200 MHz with guaranteed low additive jitter, low skew, and low propagation delay variability. The Si53365 supports operation over the industrial temperature range and can be operated from a 1.8 V, 2.5 V, or 3.3 V supply.

Functional Block Diagram



Patents pending

TABLE OF CONTENTS

<u>Section</u>	<u>Page</u>
1. Electrical Specifications	3
2. Functional Description	6
2.1. Input Termination	6
2.2. Output Enable Logic	6
2.3. Output Clock Termination Options	6
2.4. AC Timing Waveforms	7
3. Pin Description: 16-Pin TSSOP	8
4. Ordering Guide	9
5. Package Outline	10
5.1. 16-TSSOP Package Diagram	10
6. PCB Land Pattern	11
6.1. 16-TSSOP Package Land Pattern	11
7. Top Marking	12
7.1. Si53365 Top Marking	12
7.2. Top Marking Explanation	12
Document Change List	13
Contact Information	14

1. Electrical Specifications

Table 1. Recommended Operating Conditions

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Ambient Operating Temperature	T_A		-40	—	85	°C
Supply Voltage Range	V_{DD}	LVCMOS	1.71	1.8	1.89	V
			2.38	2.5	2.63	V
			2.97	3.3	3.63	V

Table 2. Input Clock Specifications

(V_{DD} = 1.8 V $\pm$ 5%, 2.5 V $\pm$ 5%, or 3.3 V $\pm$ 10%, T_A = -40 to 85 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
LVCMOS Input High Voltage	V_{IH}	$V_{DD} = 2.5 \text{ V} \pm 5\%, 1.8 \text{ V} \pm 5\%, 3.3 \text{ V} \pm 10\%$	$V_{DD} \times 0.7$	—	—	V
LVCMOS Input Low Voltage	V_{IL}	$V_{DD} = 2.5 \text{ V} \pm 5\%, 1.8 \text{ V} \pm 5\%, 3.3 \text{ V} \pm 10\%$	—	—	$V_{DD} \times 0.3$	V
Input Capacitance	C_{IN}	CLK pins with respect to GND	—	5	—	pF

Table 3. DC Common Characteristics

(V_{DD} = 1.8 V $\pm$ 5%, 2.5 V $\pm$ 5%, or 3.3 V $\pm$ 10%, T_A = -40 to 85 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Supply Current	I_{DD}		—	150		mA
Input High Voltage	V_{IH}	OE	$0.8 \times V_{DD}$	—	—	V
Input Low Voltage	V_{IL}	OE	—	—	$0.2 \times V_{DD}$	V
Internal Pull-up Resistor	R_{UP}	OE	—	25	—	k Ω

Table 4. Output Characteristics—LVCMOS

(V_{DD} = 1.8 V $\pm$ 5%, 2.5 V $\pm$ 5%, or 3.3 V $\pm$ 10%, T_A = -40 to 85 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Output Voltage High	V_{OH}	$I_{OH} = -12 \text{ mA}$	$0.8 \times V_{DD}$	—	—	V
Output Voltage Low	V_{OL}	$I_{OL} = 12 \text{ mA}$	—	—	$0.2 \times V_{DD}$	V

Table 5. AC Characteristics

($V_{DD} = 1.8\text{ V} \pm 5\%$, $2.5\text{ V} \pm 5\%$, or $3.3\text{ V} \pm 10\%$, $T_A = -40\text{ to }85\text{ }^{\circ}\text{C}$)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Frequency	F	LVC MOS	dc	—	200	MHz
Duty Cycle Note: 50% input duty cycle.	D_C	200 MHz, 50 Ω to $V_{DD}/2$, 20/80% $T_R/T_F < 10\%$ of period	40	50	60	%
Minimum Input Clock Slew Rate	SR	Required to meet prop delay and additive jitter specifications (20–80%)	0.75	—	—	V/ns
Output Rise/Fall Time	T_R/T_F	200 MHz, 50 Ω , 20/80%, 2 pF load, 12 mA drive strength	—	—	850	ps
Minimum Input Pulse Width	T_W		2	—	—	ns
Additive Jitter (12 kHz – 20 MHz)	J	3.3 V, 200 MHz, $V_{in} = 1.7\text{ V}_{PP}$ @ 1 V/ns	—	130	180	fs-rms
		3.3 V, 156.25 MHz, $V_{in} = 2.18\text{ V}_{PP}$ @ 1 V/ns	—	125	220	fs-rms
		2.5 V, 200 MHz, $V_{in} = 1.7\text{ V}_{PP}$ @ 1 V/ns	—	115	250	fs-rms
		2.5 V, 156.25 MHz, $V_{in} = 2.18\text{ V}_{PP}$ @ 1 V/ns	—	125	240	fs-rms
Propagation Delay	T_{PLH} , T_{PHL}	Low-to-high, high-to-low Single-ended, $C_L = 2\text{ pF}$	1.5	3.0	4.5	ns
Output Enable Time	T_{EN}	F = 1 MHz	—	10	—	ns
		F = 100 MHz	—	10	—	ns
Output Disable Time	T_{DIS}	F = 1 MHz	—	20	—	ns
		F = 100 MHz	—	20	—	ns
Part to Part Skew	T_{SKPP}	$C_L = 2\text{ pF}$	0	—	300	ps
Output to Output Skew	T_{SK}	$C_L = 2\text{ pF}$	—	40	125	ps

Table 6. Thermal Conditions

Parameter	Symbol	Test Condition	Value	Unit
Thermal Resistance, Junction to Ambient	θ_{JA}	Still air	124.4	°C/W

Table 7. Absolute Maximum Ratings

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Storage Temperature	T_S		-55	—	150	°C
Supply Voltage	V_{DD}		-0.5	—	3.8	V
Input Voltage	V_{IN}		-0.5	—	$V_{DD} + 0.3$	V
Output Voltage	V_{OUT}		—	—	$V_{DD} + 0.3$	V
ESD Sensitivity	HBM	HBM, 100 pF, 1.5 k Ω	2000	—	—	V
ESD Sensitivity	CDM		500	—	—	V
Peak Soldering Reflow Temperature	T_{PEAK}	Pb-Free; Solder reflow profile per JEDEC J-STD-020	—	—	260	°C
Maximum Junction Temperature	T_J		—	—	125	°C
Note: Stresses beyond those listed in this table may cause permanent damage to the device. Functional operation specification compliance is not implied at these conditions. Exposure to maximum rating conditions for extended periods may affect device reliability.						

2. Functional Description

The Si53365 is a low jitter, low skew 1:8 CMOS buffer with asynchronous output enable. The Si53365 is ideal for low jitter LVCMOS clock distribution.

2.1. Input Termination

Figure 1 shows the recommended input clock termination.




Figure 1. LVCMOS DC-Coupled Input Termination

2.2. Output Enable Logic

The table below summarizes the input and output clock state based on the output enable pin setting.

Table 8. Output Logic

INPUTS		OUTPUTS
CLK	OE	Qn
X	L	L
L	H	L
H	H	H

2.3. Output Clock Termination Options

The recommended output clock termination options are shown below. Unused output clocks should be left floating.




Figure 2. LVCMOS Output Termination

2.4. AC Timing Waveforms




Figure 3. AC Waveforms

3. Pin Description: 16-Pin TSSOP




Table 9. Si53365 Pin Description

Pin #	Name	Description
1	CLK	Input clock.
2	OE	Output enable. When OE=high, the clock outputs are enabled. When OE=low, the clock outputs are low. OE contains an internal pull-up resistor.
3	Q0	Output clock 0.
4	GND	Ground.
5	V _{DD}	Core voltage supply. Bypass with 1.0 μ F capacitor and place as close to the V _{DD} pin as possible.
6	Q4	Output clock 4.
7	GND	Ground.
8	Q6	Output clock 6.
9	Q7	Output clock 7.
10	V _{DD}	Core voltage supply. Bypass with 1.0 μ F capacitor and place as close to the V _{DD} pin as possible.
11	Q5	Output clock 5.
12	GND	Ground.
13	Q2	Output clock 2.
14	V _{DD}	Core voltage supply. Bypass with 1.0 μ F capacitor and place as close to the V _{DD} pin as possible.
15	Q3	Output clock 3.
16	Q1	Output clock 1.

4. Ordering Guide

Part Number	Package	PB-Free, ROHS-6	Temperature
Si53365-B-GT	16-TSSOP	Yes	–40 to 85 °C

5. Package Outline

5.1. 16-TSSOP Package Diagram




Figure 4. Si53365 16-TSSOP Package Diagram

Table 10. Package Dimensions

Dimension	Min	Nom	Max	Dimension	Min	Nom	Max
A	—	—	1.20	e	0.65 BSC		
A1	0.05	—	0.15	L	0.45	0.60	0.75
A2	0.80	1.00	1.05	L2	0.25 BSC		
b	0.19	—	0.30	θ	0°	—	8°
c	0.09	—	0.20	aaa	0.10		
D	4.90	5.00	5.10	bbb	0.10		
E	6.40 BSC			ccc	0.20		
E1	4.30	4.40	4.50				

Notes:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
3. This drawing conforms to the JEDEC Solid State Outline MO-153, Variation AB.
4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

6. PCB Land Pattern

6.1. 16-TSSOP Package Land Pattern





Figure 5. Si53365 16-TSSOP Package Land Pattern

Table 11. PCB Land Pattern

Dimension	Feature	(mm)
C1	Pad Column Spacing	5.80
E	Pad Row Pitch	0.65
X1	Pad Width	0.45
Y1	Pad Length	1.40
Notes: 1. This Land Pattern Design is based on the IPC-7351 guidelines. 2. All feature sizes shown are at Maximum Material Condition (MMC) and a card fabrication tolerance of 0.05 mm is assumed.		

7. Top Marking

7.1. Si53365 Top Marking



7.2. Top Marking Explanation

Mark Method:	Laser	
Font Size:	2.0 Point (0.71 mm) Right-Justified	
Line 1 Marking:	Customer Part Number	Si53365
Line 2 Marking:	TTTTTT = Mfg Code	Manufacturing Code from the Assembly Purchase Order form.
Line 3 Marking:	YY = Year WW = Work Week	Assigned by the Assembly House. Corresponds to the year and work week of the build date.

DOCUMENT CHANGE LIST

Revision 0.4 to Revision 1.0

- Updated Table 2, “Input Clock Specifications,” on page 3.
- Updated Table 3, “DC Common Characteristics,” on page 3.
- Added Table 4, “Output Characteristics—LVCMOS,” on page 3.
- Updated Table 10, “Package Dimensions,” on page 10 to include improved data for additive jitter specifications.
- Updated output voltage specifications
- Improved performance specifications with more detail.
- Added pin type description to the pin descriptions table.



ClockBuilder Pro

One-click access to Timing tools, documentation, software, source code libraries & more. Available for Windows and iOS (CBGo only).

www.silabs.com/CBPro



Timing Portfolio
www.silabs.com/timing



SW/HW
www.silabs.com/CBPro



Quality
www.silabs.com/quality



Support and Community
community.silabs.com

Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISOModem®, Precision32®, ProSLIC®, SiPHY®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc.
400 West Cesar Chavez
Austin, TX 78701
USA

<http://www.silabs.com>