

# S-19611A

# MINI ANALOG SERIES FOR AUTOMOTIVE 105°C OPERATION LOW INPUT OFFSET VOLTAGE CMOS OPERATIONAL AMPLIFIER

www.sii-ic.com

© SII Semiconductor Corporation, 2014

Rev.1.0\_01

The mini-analog series is a group of ICs that incorporate a general purpose analog circuit in a small package. The S-19611A is an auto-zero operation, zero-drift operational amplifier that has input and output of low input offset voltage and Rail-to-Rail\*1. The S-19611A is suitable for applications requiring less offset voltage. The S-19611A is a dual operational amplifier (with 2 circuits).

\*1. Rail-to-Rail is a trademark of Motorola, Inc.

Caution This product can be used in vehicle equipment and in-vehicle equipment. Before using the product in the purpose, contact to SII Semiconductor Corporation is indispensable.

### Features

· Low input offset voltage:

 $V_{IO} = 17 \,\mu V \text{ max.} (Ta = +25^{\circ}C)$  $V_{IO}$  = 100 µV max. (Ta = -40°C to +105°C)

- Operation power supply voltage range:
- $V_{DD}$  = 2.65 V to 5.50 V  $I_{DD}$  = 200  $\mu$ A typ. • Low current consumption (Per circuit):
- · No external parts required for internal phase compensation
- · Rail-to-Rail input and output
- $Ta = -40^{\circ}C$  to  $+105^{\circ}C$ • Operation temperature range:
- Lead-free (Sn 100%), halogen-free

- AEC-Q100 gualified<sup>\*1</sup>
- \*1. Contact our sales office for details.

### Applications

- Various sensor interfaces
- · High-accuracy current detection
- Strain gauge amplifier

### Package

TMSOP-8

MINI ANALOG SERIES FOR AUTOMOTIVE 105°C OPERATION LOW INPUT OFFSET VOLTAGE CMOS OPERATIONAL AMPLIFIER S-19611A Rev. 1.0\_01

### Block Diagram



Figure 1

### ■ AEC-Q100 Qualified

This IC supports AEC-Q100 for the operation temperature grade 2. Contact our sales office for details of AEC-Q100 reliability specification.

### Product Name Structure

Refer to "1. Product name" regarding the contents of product name, "2. Package" regarding the package drawings and "3. Product name list" regarding the product type.

#### 1. Product name



\*1. Refer to the tape drawing.

#### 2. Package

Table 1 Package Drawing Codes

Package Name	Dimension	Таре	Reel
TMSOP-8	FM008-A-P-SD	FM008-A-C-SD	FM008-A-R-SD

#### 3. Product name list

Table 2

Product Name	Package		
S-19611AB0H-K8T2U	TMSOP-8		

# Pin Configuration

### 1. TMSOP-8



Figure 2

Pin No.	Symbol	Description
1	OUT1	Output pin 1
2	IN1(-)	Inverted input pin 1
3	IN1(+)	Non-inverted input pin 1
4	VSS	GND pin
5	IN2(+) Non-inverted input pin 2	
6	IN2(-)	Inverted input pin 2
7	OUT2 Output pin 2	
8	VDD Positive power supply pi	

#### Table 3

### Absolute Maximum Ratings

#### Table 4

		(Ta = +25°C unless other	vise specified)
Item	Symbol	Absolute Maximum Rating	Unit
Power supply voltage	V <sub>DD</sub>	$V_{SS} - 0.3$ to $V_{SS} + 6.0$	V
Input voltage	VIN(+), VIN(-)	$V_{SS} - 0.3$ to $V_{DD} + 0.3$	V
Output voltage	Vout	$V_{SS} - 0.3$ to $V_{DD} + 0.3$	V
Differential input voltage	VIND	±5.5	V
Output nin oursent	ISOURCE	10.0	mA
Output pin current	Isink	10.0	mA
Operation ambient temperature	T <sub>opr</sub>	-40 to +105	°C
Storage temperature	T <sub>stg</sub>	–55 to +125	°C

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.

### ■ Thermal Resistance Value

#### Table 5

Item	Symbol	Con	dition	Min.	Тур.	Max.	Unit
lunction to explore the read reciptores *1	θja	TMSOP-8	Board 1	_	160	-	°C/W
Junction-to-ambient thermal resistance			Board 2	_	133	-	°C/W

**\*1.** Test environment: compliance with JEDEC STANDARD JESD51-2A

**Remark** Refer to "**Thermal Characteristics**" for details of power dissipation and test board.

### Electrical Characteristics

		Table 6					
DC Electrical Characteristics	r	(V <sub>DD</sub> =	5.0 V, Ta	= +25°C	unless othe	rwise s	pecified)
Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Test Circuit
Operation power supply voltage range	V <sub>DD</sub>	$Ta = -40^{\circ}C \text{ to } +105^{\circ}C$	2.65	5.00	5.50	V	_
Current consumption (2 circuits)	IDD	V <sub>CMR</sub> = V <sub>OUT</sub> = V <sub>DD</sub> / 2, Ta = -40°C to +105°C	_	400	600	μA	5
		$V_{CMR} = V_{DD} / 2$	-17	±1	+17	μV	1
Input offset voltage	Vio	V <sub>CMR</sub> = V <sub>DD</sub> / 2, Ta = -40°C to +105°C	-100	±1	+100	μV	1
Input offset voltage drift	$\frac{\Delta V_{IO}}{\Delta Ta}$	V <sub>CMR</sub> = V <sub>DD</sub> / 2, Ta = –40°C to +105°C	-	±0.1	_	μV/°C	1
Input offect ourrent	1	_	-	±140	_	pА	_
input onset current	lio	Ta = -40°C to +105°C	-	±300	-	pА	_
Input biog ourrent	Inun		-	±70	-	pА	-
	IBIAS	Ta = -40°C to +105°C	-	±3000	-	рА	-
Common-mode input voltage range	VCMR	Ta = -40°C to +105°C	Vss – 0.1	_	$V_{\text{DD}} + 0.1$	V	2
Voltage gain (open loop)	Avol		106	130	_	dB	8
	Vон	R <sub>L</sub> = 10 kΩ, Ta = -40°C to +105°C	4.9	-	_	V	3
Maximum output swing voltage	Vol	R <sub>L</sub> = 10 kΩ, Ta = -40°C to +105°C	_	l	0.1	V	4
Common-mode input signal rejection ratio	CMRR	$\label{eq:VSS} \begin{split} V_{SS} &- 0.1 \; V \leq V_{CMR} \leq V_{DD} + 0.1 \; V, \\ Ta &= -40^{\circ} C \; to \; +105^{\circ} C \end{split}$	100	130	_	dB	2
Power supply voltage rejection ratio	PSRR	V <sub>DD</sub> = 2.65 V to 5.50 V, Ta = -40°C to +105°C	95	120	_	dB	1
Source current	ISOURCE	V <sub>OUT</sub> = V <sub>DD</sub> – 0.1 V, Ta = –40°C to +105°C	0.8	2.5	_	mA	6
Sink current	Isink	V <sub>OUT</sub> = 0.1 V, Ta = -40°C to +105°C	1.0	2.9	_	mA	7

AC Electrical Characteristics		(V <sub>DD</sub> = 5.0 \	/, Ta = +25	5°C unless	otherwise	specified)
Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Slew rate	SR	R <sub>L</sub> = 1.0 MΩ, C <sub>L</sub> = 15 pF (Refer to <b>Figure 11</b> )	-	0.22	-	V/µs
Gain-bandwidth product	GBP	C <sub>L</sub> = 0 pF	_	320	_	kHz

Table 7

### Test Circuits (Per circuit)



Figure 3 Test Circuit 1

#### 1. Power supply voltage rejection ratio, input offset voltage

# Power supply voltage rejection ratio (PSRR)

The power supply voltage rejection ratio (PSRR) can be calculated by the following expression, with  $V_{\text{OUT}}$  measured at each  $V_{\text{DD}}.$ 

Test conditions:  $V_{DD}$  = 2.65 V:  $V_{DD}$  =  $V_{DD1}$ ,  $V_{OUT}$  =  $V_{OUT1}$  $V_{DD}$  = 5.50 V:  $V_{DD}$  =  $V_{DD2}$ ,  $V_{OUT}$  =  $V_{OUT2}$ 

$$\mathsf{PSRR} = 20 \, \log \, \left( \left| \frac{\mathsf{V}_{\mathsf{DD1}} - \mathsf{V}_{\mathsf{DD2}}}{\left(\mathsf{V}_{\mathsf{OUT1}} - \frac{\mathsf{V}_{\mathsf{DD1}}}{2}\right) - \left(\mathsf{V}_{\mathsf{OUT2}} - \frac{\mathsf{V}_{\mathsf{DD2}}}{2}\right)} \right| \times \frac{\mathsf{R}_{\mathsf{F}} + \mathsf{R}_{\mathsf{S}}}{\mathsf{R}_{\mathsf{S}}} \right)$$

• Input offset voltage (VIO)

$$V_{IO} = \left(V_{OUT} - \frac{V_{DD}}{2}\right) \times \frac{R_S}{R_F + R_S}$$

#### 2. Common-mode input signal rejection ratio, common-mode input voltage range





#### • Common-mode input signal rejection ratio (CMRR)

The common-mode input signal rejection ratio (CMRR) can be calculated by the following expression, with  $V_{\text{OUT}}$  measured at each  $V_{\text{IN}}.$ 

Test conditions: VIN = V<sub>CMR Max</sub>.: VIN = V<sub>IN1</sub>, V<sub>OUT</sub> = V<sub>OUT1</sub> VIN = V<sub>CMR Min</sub>.: VIN = V<sub>IN2</sub>, V<sub>OUT</sub> = V<sub>OUT2</sub>

$$\mathsf{CMRR} = 20 \log \left( \left| \frac{\mathsf{V}_{\mathsf{IN1}} - \mathsf{V}_{\mathsf{IN2}}}{(\mathsf{V}_{\mathsf{OUT1}} - \mathsf{V}_{\mathsf{IN1}}) - (\mathsf{V}_{\mathsf{OUT2}} - \mathsf{V}_{\mathsf{IN2}})} \right| \times \frac{\mathsf{R}_{\mathsf{F}} + \mathsf{R}_{\mathsf{S}}}{\mathsf{R}_{\mathsf{S}}} \right)$$

#### • Common-mode input voltage range (V<sub>CMR</sub>)

The common-mode input voltage range is the range of  $V_{\text{IN}}$  in which  $V_{\text{OUT}}$  satisfies the common-mode input signal rejection ratio specifications.

3. Maximum output swing voltage



#### • Maximum output swing voltage (Vон)

Test conditions:  

$$V_{IN1} = \frac{V_{DD}}{2} - 0.1 \text{ V}$$

$$V_{IN2} = \frac{V_{DD}}{2} + 0.1 \text{ V}$$

$$R_L = 10 \text{ k}\Omega$$

4. Maximum output swing voltage



#### • Maximum output swing voltage (VoL)

Test conditions:

$$V_{IN1} = \frac{V_{DD}}{2} + 0.1 V$$
$$V_{IN2} = \frac{V_{DD}}{2} - 0.1 V$$
$$R_L = 10 k\Omega$$

Figure 6 Test Circuit 4

#### 5. Current consumption



• Current consumption (IDD)

6. Source current



Figure 8 Test Circuit 6

7. Sink current



Figure 9 Test Circuit 7

• Source current (I<sub>SOURCE</sub>)



#### 8. Voltage gain



Figure 10 Test Circuit 8

#### • Voltage gain (open loop) (AvoL)

The voltage gain (A\_{VOL}) can be calculated by the following expression, with  $V_{OUT}$  measured at each  $V_{M}.$ 

Test conditions:

$$A_{VOL} = 20 \log \left( \left| \frac{V_{M1} - V_{M2}}{V_{OUT1} - V_{OUT2}} \right| \times \frac{R_F + R_S}{R_S} \right)$$
  
$$R_I = 10 \text{ k}\Omega$$

#### 9. Slew rate

Measured by the voltage follower circuit.



Figure 11

### Usage Examples



 $\begin{array}{l} [\text{Example of Gain = 1000 times}] \\ R_{\text{S}} = 1 \ \text{k}\Omega \\ R_{\text{F}} = 1 \ \text{M}\Omega \\ C_{\text{F}} = 1000 \ \text{pF} \end{array}$ 

 $[ \text{Example of Gain = 100 times} ] \\ R_{\text{S}} = 1 \ \text{k}\Omega \\ R_{\text{F}} = 100 \ \text{k}\Omega \\ C_{\text{F}} = 1000 \ \text{pF}$ 

Figure 12 Differential Amplifier Circuit



Figure 13 Inverting Amplifier Circuit







#### Figure 14 Non-inverting Amplifier Circuit



Figure 16 High-side Current Detection Circuit

Caution The above connection diagram and constant will not guarantee successful operation. Perform through evaluation using the actual application to set the constant.

#### Precautions

- Generally an operational amplifier may cause oscillation depending on the selection of external parts. Perform thorough evaluation using the actual application to set the constant.
- Do not apply an electrostatic discharge to this IC that exceeds performance ratings of the built-in electrostatic protection circuit.
- SII Semiconductor Corporation claims no responsibility for any disputes arising out of or in connection with any infringement by products including this IC of patents owned by a third party.
- Use this IC with the output current of 10 mA or less.
- When the output voltage is used in the range of V<sub>DD</sub> 100 mV or more, or V<sub>SS</sub> + 100 mV or less, the operation may become unstable depending on the circuit configuration. Contact our sales office for details.
- When using the voltage follower circuit (Gain = 1 time), insert a resistor of 470  $\Omega$  or more for the stable operation, as shown in **Figure 17**. The operation may be unstable depending on the value of the load capacitance connected to the output pin, even when the voltage follower circuit is not used. Use the product under thorough evaluation.



Caution The above connection diagram and constant will not guarantee successful operation. Perform through evaluation using the actual application to set the constant.

### Characteristics (Typical Data)

1. Current consumption (IDD) (2 circuits) vs. Power supply voltage (VDD)



2. Voltage gain (Avol) vs. Frequency (f)





#### 3. Output current





3. 2 Sink current (ISINK) vs. Power supply voltage (VDD)



#### 3. 3 Output voltage (Vout) vs. Source current (Isource)



80

0

20

40

ISOURCE [MA]

60



### 3. 4 Output voltage (V<sub>OUT</sub>) vs. Sink current (I<sub>SINK</sub>)



### 4. Input-referred noise voltage vs. Frequency (f)







### Thermal Characteristics

#### 1. TMSOP-8





#### 1.1 Board 1



Table 8

Item		Specification	
Thermal resistance value	ue	40000404	
(θ <sub>ja</sub> )		160°C/W	
Size		114.3 mm $\times$ 76.2 mm $\times$ t1.6 mm	
Material		FR-4	
Number of copper foil layer		2	
	1	Land pattern and wiring for testing: t0.070 mm	
O ann an fail leann	2	_	
Copper foil layer	3	_	
	4	74.2 mm $\times$ 74.2 mm $\times$ t0.070 mm	
Thermal via		_	

# Figure 19

#### 1.2 Board 2



Figure 20

Item		Specification
Thermal resistance value $(\theta_{ja})$		133°C/W
Size		114.3 mm $\times$ 76.2 mm $\times$ t1.6 mm
Material		FR-4
Number of copper foil layer		4
1		Land pattern and wiring for testing: t0.070 mm
O ann an fail leann	2	74.2 mm $\times$ 74.2 mm $\times$ t0.035 mm
Copper foil layer 3		74.2 mm $\times$ 74.2 mm $\times$ t0.035 mm
		74.2 mm $\times$ 74.2 mm $\times$ t0.070 mm
Thermal via		_

Table 9







# **Disclaimers (Handling Precautions)**

- 1. All the information described herein (product data, specifications, figures, tables, programs, algorithms and application circuit examples, etc.) is current as of publishing date of this document and is subject to change without notice.
- 2. The circuit examples and the usages described herein are for reference only, and do not guarantee the success of any specific mass-production design. SII Semiconductor Corporation is not responsible for damages caused by the reasons other than the products or infringement of third-party intellectual property rights and any other rights due to the use of the information described herein.
- 3. SII Semiconductor Corporation is not responsible for damages caused by the incorrect information described herein.
- 4. Take care to use the products described herein within their specified ranges. Pay special attention to the absolute maximum ratings, operation voltage range and electrical characteristics, etc. SII Semiconductor Corporation is not responsible for damages caused by failures and/or accidents, etc. that occur due to the use of products outside their specified ranges.
- 5. When using the products described herein, confirm their applications, and the laws and regulations of the region or country where they are used and verify suitability, safety and other factors for the intended use.
- 6. When exporting the products described herein, comply with the Foreign Exchange and Foreign Trade Act and all other export-related laws, and follow the required procedures.
- 7. The products described herein must not be used or provided (exported) for the purposes of the development of weapons of mass destruction or military use. SII Semiconductor Corporation is not responsible for any provision (export) to those whose purpose is to develop, manufacture, use or store nuclear, biological or chemical weapons, missiles, or other military use.
- 8. The products described herein are not designed to be used as part of any device or equipment that may affect the human body, human life, or assets (such as medical equipment, disaster prevention systems, security systems, combustion control systems, infrastructure control systems, vehicle equipment, traffic systems, in-vehicle equipment, aviation equipment, aerospace equipment, and nuclear-related equipment), excluding when specified for in-vehicle use or other uses. Do not use those products without the prior written permission of SII Semiconductor Corporation. Especially, the products described herein cannot be used for life support devices, devices implanted in the human body and devices that directly affect human life, etc.

Prior consultation with our sales office is required when considering the above uses.

SII Semiconductor Corporation is not responsible for damages caused by unauthorized or unspecified use of our products.

9. Semiconductor products may fail or malfunction with some probability.

The user of these products should therefore take responsibility to give thorough consideration to safety design including redundancy, fire spread prevention measures, and malfunction prevention to prevent accidents causing injury or death, fires and social damage, etc. that may ensue from the products' failure or malfunction. The entire system must be sufficiently evaluated and applied on customer's own responsibility.

- 10. The products described herein are not designed to be radiation-proof. The necessary radiation measures should be taken in the product design by the customer depending on the intended use.
- 11. The products described herein do not affect human health under normal use. However, they contain chemical substances and heavy metals and should therefore not be put in the mouth. The fracture surfaces of wafers and chips may be sharp. Take care when handling these with the bare hands to prevent injuries, etc.
- 12. When disposing of the products described herein, comply with the laws and ordinances of the country or region where they are used.
- 13. The information described herein contains copyright information and know-how of SII Semiconductor Corporation. The information described herein does not convey any license under any intellectual property rights or any other rights belonging to SII Semiconductor Corporation or a third party. Reproduction or copying of the information described herein for the purpose of disclosing it to a third-party without the express permission of SII Semiconductor Corporation is strictly prohibited.
- 14. For more details on the information described herein, contact our sales office.

1.0-2016.01



SII Semiconductor Corporation