100V Input Voltage, 50mA, Very High Voltage
LINEAR REGULATOR

Check for Samples: **TPS7A4001**

FEATURES

- **Very High Maximum Input Voltage: 100V**
- **Wide Input Voltage Range: 7V to 100V**
- **Accuracy:**
  - **Nominal: 1%**
  - **Over Line, Load, and Temperature: 2.5%**
- **Low Quiescent Current: 25µA**
- **Quiescent Current at Shutdown: 4.1µA**
- **Maximum Output Current: 50mA**
- **CMOS Logic-Level-Compatible Enable Pin**
- **Adjustable Output Voltage from ~1.175V to 90V**
- **Stable with Ceramic Capacitors:**
  - **Input Capacitance: ≥ 1µF**
  - **Output Capacitance: ≥ 4.7µF**
- **Dropout Voltage: 290mV**
- **Built-In Current-Limit and Thermal Shutdown Protection**
- **Package: High Thermal Performance MSOP-8 PowerPAD™**
- **Operating Temperature Range: –40°C to +125°C**

APPLICATIONS

- **Microprocessors, Microcontrollers Powered by Industrial Busses with High Voltage Transients**
- **Industrial Automation**
- **Telecom Infrastrucure**
- **Automotive**
- **Power over Ethernet (PoE)**
- **LED Lighting**
- **Bias Power Supplies**

DESCRIPTION

The TPS7A4001 is a very high voltage-tolerant linear regulator that offers the benefits of a thermally-enhanced package (MSOP-8), and is able to withstand continuous dc or transient input voltages of up to 100V.

The TPS7A4001 is stable with any output capacitance greater than 4.7µF and any input capacitance greater than 1µF (over temperature and tolerance). Therefore, implementations of this device require minimal board space because of its miniaturized packaging (MSOP-8) and a potentially small output capacitor. In addition, the TPS7A4001 offers an enable pin (EN) compatible with standard CMOS logic to enable a low-current shutdown mode.

The TPS7A4001 has an internal thermal shutdown and current limiting to protect the system during fault conditions. The MSOP-8 packages has an operating temperature range of T_J = –40°C to +125°C.

In addition, the TPS7A4001 is ideal for generating a low-voltage supply from intermediate voltage rails in telecom and industrial applications; not only it can supply a well-regulated voltage rail, but it can also withstand and maintain regulation during very high and fast voltage transients. These features translate to simpler and more cost-effective electrical surge-protection circuitry for a wide range of applications, including PoE, bias supply, and LED lighting.

Typical Application

Post DC/DC Converter Regulation for High-Performace Analog Circuitry

DGN PACKAGE
3mm × 5mm MSOP-8 PowerPAD
(TOP VIEW)

OUT ⊏ 1   8 ⊐ IN
FB ⊏ 2   7 ⊐ NC
NC ⊏ 3   6 ⊐ NC
GND ⊏ 4   5 ⊐ EN

TPS7A4001

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION[1]

PRODUCT	V_{OUT}
TPS7A4001 *yyy z*	**YYY** is package designator. **Z** is package quantity.

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder on www.ti.com.

ABSOLUTE MAXIMUM RATINGS[1]

Over operating free-air temperature range (unless otherwise noted).

		VALUE		UNIT
		MIN	MAX	
Voltage	IN pin to GND pin	–0.3	+105	V
	OUT pin to GND pin	–0.3	+105	V
	OUT pin to IN pin	–105	+0.3	V
	FB pin to GND pin	–0.3	+2	V
	FB pin to IN pin	–105	+0.3	V
	EN pin to IN pin	–105	0.3	
	EN pin to GND pin	–0.3	+105	V
Current	Peak output	Internally limited		
Temperature	Operating virtual junction, T_J	–40	+125	°C
	Storage, T_{stg}	–65	+150	°C
Electrostatic discharge rating	Human body model (HBM)		2.5	kV
	Charged device model (CDM)		500	V

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated is not implied. Exposure to absolute-maximum rated conditions for extended periods may affect device reliability.

THERMAL INFORMATION

	THERMAL METRIC[1]	TPS7A4001 DGN 8 PINS	UNITS
θ_{JA}	Junction-to-ambient thermal resistance	55.09	°C/W
$\theta_{JC(top)}$	Junction-to-case(top) thermal resistance	8.47	
θ_{JB}	Junction-to-board thermal resistance	—	
ψ_{JT}	Junction-to-top characterization parameter	0.36	
ψ_{JB}	Junction-to-board characterization parameter	14.6	
$\theta_{JC(bottom)}$	Junction-to-case(bottom) thermal resistance	—	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.

DISSIPATION RATINGS

BOARD	PACKAGE	$R_{\theta JA}$	$R_{\theta JC}$	DERATING FACTOR ABOVE T_A = +25°C	T_A ≤ +25°C POWER RATING	T_A = +70°C POWER RATING	T_A = +85°C POWER RATING
High-K[1]	DGN	55.9°C/W	8.47°C/W	16.6mW/°C	1.83W	1.08W	0.833W

(1) The JEDEC High-K (2s2p) board design used to derive this data was a 3-inch x 3-inch multilayer board with 2-ounce internal power and ground planes and 2-ounce copper traces on top and bottom of the board.

Product Folder Link(s): *TPS7A4001*

ELECTRICAL CHARACTERISTICS

At T_J = –40°C to +125°C, V_{IN} = $V_{OUT(NOM)}$ + 2.0V or V_{IN} = 7.0V (whichever is greater), V_{EN} = V_{IN}, I_{OUT} = 100µA, C_{IN} = 1µF, C_{OUT} = 4.7µF, and FB tied to OUT, unless otherwise noted.

| PARAMETER		TEST CONDITIONS	TPS7A4001			UNIT
			MIN	TYP	MAX	
V_{IN}	Input voltage range		7.0		100.0	V
V_{REF}	Internal reference	T_J = +25°C, V_{FB} = V_{REF}, V_{IN} = 9V, I_{OUT} = 25mA	1.161	1.173	1.185	V
V_{OUT}	Output voltage range[1]	$V_{IN} \geq V_{OUT(NOM)}$ + 2.0V	V_{REF}		90	V
	Nominal accuracy	T_J = +25°C, V_{IN} = 9V, I_{OUT} = 25mA	–1.0		+1.0	%V_{OUT}
	Overall accuracy	$V_{OUT(NOM)}$ + 2.0V $\leq V_{IN} \leq$ 24V[2] 100µA $\leq I_{OUT} \leq$ 50mA	–2.5		+2.5	%V_{OUT}
$\dfrac{\Delta\%V_{OUT}}{\Delta V_{IN}}$	Line regulation	7V $\leq V_{IN} \leq$ 100V		0.03		%V_{OUT}
$\dfrac{\Delta\%V_{OUT}}{\Delta I_{OUT}}$	Load regulation	100µA $\leq I_{OUT} \leq$ 50mA		0.31		%V_{OUT}
V_{DO}	Dropout voltage	V_{IN} = 17V, $V_{OUT(NOM)}$ = 18V, I_{OUT} = 20mA		290		mV
		V_{IN} = 17V, $V_{OUT(NOM)}$ = 18V, I_{OUT} = 50mA		0.78	1.3	V
I_{LIM}	Current limit	V_{OUT} = 90% $V_{OUT(NOM)}$, V_{IN} = 7.0V, $T_J \leq$ +85°C	51	117	200	mA
		V_{OUT} = 90% $V_{OUT(NOM)}$, V_{IN} = 9.0V	51	128	200	mA
I_{GND}	Ground current	7V $\leq V_{IN} \leq$ 100V, I_{OUT} = 0mA		25	65	µA
		I_{OUT} = 50mA		25		µA
I_{SHDN}	Shutdown supply current	V_{EN} = +0.4V		4.1	20	µA
I_{FB}	Feedback current[3]		–0.1	0.01	0.1	µA
I_{EN}	Enable current	7V $\leq V_{IN} \leq$ 100V, V_{IN} = V_{EN}		0.02	1.0	µA
V_{EN_HI}	Enable high-level voltage		1.5		V_{IN}	V
V_{EN_LO}	Enable low- level voltage		0		0.4	V
V_{NOISE}	Output noise voltage	V_{IN} = 12V, $V_{OUT(NOM)}$ = V_{REF}, C_{OUT} = 10µF, BW = 10Hz to 100kHz		58		µV_{RMS}
		V_{IN} = 12V, $V_{OUT(NOM)}$ = 5V, C_{OUT} = 10µF, C_{BYP}[4] = 10nF, BW = 10Hz to 100kHz		73		µV_{RMS}
PSRR	Power-supply rejection ratio	V_{IN} = 12V, $V_{OUT(NOM)}$ = 5V, C_{OUT} = 10µF, C_{BYP}[4] = 10nF, f = 100Hz		65		dB
T_{SD}	Thermal shutdown temperature	Shutdown, temperature increasing		+170		°C
		Reset, temperature decreasing		+150		°C
T_J	Operating junction temperature range		–40		+125	°C

(1) To ensure stability at no-load conditions, a current from the feedback resistive network greater than or equal to 10µA is required.
(2) Maximum input voltage is limited to 24V because of the package power dissipation limitations at full load (P ≈ ($V_{IN} - V_{OUT}$) × I_{OUT} = (24V – V_{REF}) × 50mA ≈ 1.14W). The device is capable of sourcing a maximum current of 50mA at higher input voltages as long as the power dissipated is within the thermal limits of the package plus any external heatsinking.
(3) I_{FB} > 0 flows out of the device.
(4) C_{BYP} refers to a bypass capacitor connected to the FB and OUT pins.

TPS7A4001

TEXAS
INSTRUMENTS

DEVICE INFORMATION

FUNCTIONAL BLOCK DIAGRAM

## TYPICAL APPLICATION CIRCUIT

Where: $\dfrac{V_{OUT}}{R_1 + R_2} \geq 10\mu A$, and

$R_1 = R_2\left(\dfrac{V_{OUT}}{V_{REF}} - 1\right)$

Example Circuit to Maximize Transient Performance

Product Folder Link(s): *TPS7A4001*

PIN CONFIGURATION

DGN PACKAGE
MSOP-8
(TOP VIEW)

```
OUT  1      8  IN
FB   2      7  NC
NC   3      6  NC
GND  4      5  EN
```

PIN DESCRIPTIONS

NAME	NO.	DESCRIPTION
OUT	1	Regulator output. A capacitor > 4.7µF must be tied from this pin to ground to assure stability.
FB	2	This pin is the input to the control-loop error amplifier. It is used to set the output voltage of the device.
NC	3, 6, 7	Not internally connected. This pin must either be left open or tied to GND.
GND	4	Ground
EN	5	This pin turns the regulator on or off. If $V_{EN} \geq V_{EN\_HI}$ the regulator is enabled. If $V_{EN} \leq V_{EN\_LO}$, the regulator is disabled. If not used, the EN pin can be connected to IN. Make sure that $V_{EN} \leq V_{IN}$ at all times.
IN	8	Input supply
PowerPAD		Solder to printed circuit board (PCB) to enhance thermal performance. **NOTE: The PowerPAD is internally connected to GND.** Although it can be left floating, it is highly recommended to connect the PowerPAD to the GND plane.

(header: **TPS7A40xx**)

TYPICAL CHARACTERISTICS

At T_J = –40°C to +125°C, V_{IN} = $V_{OUT(NOM)}$ + 2.0V or V_{IN} = 9.0V (whichever is greater), V_{EN} = V_{IN}, I_{OUT} = 100µA, C_{IN} = 1µF, C_{OUT} = 4.7µF, and FB tied to OUT, unless otherwise noted.

LINE TRANSIENT RESPONSE vs C_{BYP}

Figure 1.

LOAD TRANSIENT RESPONSE

Figure 2.

LINE REGULATION

Figure 3.

FEEDBACK VOLTAGE

Figure 4.

QUIESCENT CURRENT vs INPUT VOLTAGE

Figure 5.

FEEDBACK CURRENT

Figure 6.

Product Folder Link(s): *TPS7A4001*

TYPICAL CHARACTERISTICS (continued)

At T_J = −40°C to +125°C, V_{IN} = $V_{OUT(NOM)}$ + 2.0V or V_{IN} = 9.0V (whichever is greater), V_{EN} = V_{IN}, I_{OUT} = 100µA, C_{IN} = 1µF, C_{OUT} = 4.7µF, and FB tied to OUT, unless otherwise noted.

GROUND CURRENT


Figure 7.

**DROPOUT VOLTAGE**

Figure 8.

ENABLE THRESHOLD VOLTAGE

Figure 9.

OUTPUT SPECTRAL NOISE DENSITY

Figure 10.

CURRENT LIMIT

Figure 11.

**POWER-SUPPLY REJECTION RATIO**

Figure 12.

TPS7A4001

THEORY OF OPERATION

GENERAL DESCRIPTION

The TPS7A4001 belongs to a new generation of linear regulators that use an innovative BiCMOS process technology to achieve very high maximum input and output voltages.

This process not only allows the TPS7A4001 to maintain regulation during very fast high-voltage transients up to 105V, but it also allows the TPS7A4001 to regulate from a continuous high-voltage input rail. Unlike other regulators created using bipolar technology, the TPS7A4001 ground current is also constant over its output current range, resulting in increased efficiency and lower power consumption.

These features, combined with a high thermal performance MSOP-8 PowerPAD package, make this device ideal for industrial and telecom applications.

ADJUSTABLE OPERATION

The TPS7A4001 has an output voltage range of ~1.175V to 90V. The nominal output voltage of the device is set by two external resistors, as shown in Figure 13.


Figure 13. Adjustable Operation for Maximum AC Performance

R_1 and R_2 can be calculated for any output voltage range using the formula shown in Equation 1. To ensure stability under no-load conditions, this resistive network must provide a current greater than or equal to 10μA.

$$R_1 = R_2 \left(\frac{V_{OUT}}{V_{REF}} - 1 \right), \quad \text{where} \quad \frac{V_{OUT}}{R_1 + R_2} \geq 10\mu A \tag{1}$$

If greater voltage accuracy is required, take into account the output voltage offset contributions because of the feedback pin current and use 0.1% tolerance resistors.

ENABLE PIN OPERATION

The TPS7A4001 provides an enable pin (EN) feature that turns on the regulator when $V_{EN} > 1.5V$.

CAPACITOR RECOMMENDATIONS

Low equivalent series resistance (ESR) capacitors should be used for the input, output, and bypass capacitors. Ceramic capacitors with X7R and X5R dielectrics are preferred. These dielectrics offer more stable characteristics. Ceramic X7R capacitors offer improved over-temperature performance, while ceramic X5R capacitors are the most cost-effective and are available in higher values.

Note that high ESR capacitors may degrade PSRR.

INPUT AND OUTPUT CAPACITOR REQUIREMENTS

The TPS7A4001 high voltage linear regulator achieves stability with a minimum output capacitance of 4.7μF and input capacitance of 1μF; however, it is highly recommended to use 10μF output and input capacitors to maximize ac performance.

BYPASS CAPACITOR REQUIREMENTS

Although a bypass capacitor (C_{BYP}) is not needed to achieve stability, it is highly recommended to use a 10nF bypass capacitor to maximize ac performance (including line transient, noise and PSRR).

MAXIMUM AC PERFORMANCE

In order to maximize line transient, noise, and PSRR performance, it is recommended to include 10μF (or higher) input and output capacitors, and a 10nF bypass capacitor, as shown in Figure 13. The solution shown delivers minimum noise levels of $58\mu V_{RMS}$ and power-supply rejection levels above 36dB from 10Hz to 10MHz.

TRANSIENT RESPONSE

As with any regulator, increasing the size of the output capacitor reduces over/undershoot magnitude but increases duration of the transient response.

Note that the presence of the C_{BYP} capacitor may greatly improve the TPS7A4001 line transient response, as noted in Figure 1.

APPLICATION INFORMATION

TRANSIENT VOLTAGE PROTECTION

One of the primary applications of the TPS7A4001 is to provide transient voltage protection to sensitive circuitry that may be damaged in the presence of high-voltage spikes.

This transient voltage protection can be more cost-effective and compact compared to topologies that use a transient voltage suppression (TVS) block.

LED ARRAY DRIVER

The TPS7A4001 can be used to drive several LED drivers connected in series, as shown in Figure 14.

Figure 14. LED Array Driver Application

The TPS7A4001 high voltage rating makes it suitable

not only for driving the intensity of an array of multiple LEDs by using a PWM signal at its EN pin, but also for controlling such an array. This PWM signal enables and disables the regulator, causing the LED light to vary its intensity.

Whenever the regulator is disabled, no current flows through the LED array. This condition means that the regulator has the same high voltage applied to the first LED in the array as is applied to the regulator input. Figure 15 illustrates the solution to this problem with the addition of the TPS7A4001 high-voltage regulator.


Figure 15. LED Array Driver with Regulator Disabled

LAYOUT

PACKAGE MOUNTING

Solder pad footprint recommendations for the TPS7A4001 are available at the end of this product data sheet and at www.ti.com.

BOARD LAYOUT RECOMMENDATIONS TO IMPROVE PSRR AND NOISE PERFORMANCE

To improve ac performance such as PSRR, output noise, and transient response, it is recommended that the board be designed with separate ground planes for IN and OUT, with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the output capacitor should connect directly to the GND pin of the device.

Equivalent series inductance (ESL) and ESR must be minimized in order to maximize performance and ensure stability. Every capacitor (C_{IN}, C_{OUT}, C_{BYP}) must be placed as close as possible to the device and on the same side of the PCB as the regulator itself.

Do not place any of the capacitors on the opposite side of the PCB from where the regulator is installed. The use of vias and long traces is strongly discouraged because they may impact system performance negatively and even cause instability.

If possible, and to ensure the maximum performance denoted in this product data sheet, use the same layout pattern used for TPS7A40 evaluation board, available at www.ti.com.

THERMAL PROTECTION

Thermal protection disables the output when the junction temperature rises to approximately +170°C, allowing the device to cool. When the junction temperature cools to approximately +150°C, the output circuitry is enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage as a result of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, junction temperature should be limited to a maximum of +125°C. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least +35°C above the maximum expected ambient condition of the particular application. This configuration produces a worst-case junction temperature of +125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS7A4001 has been designed to protect against overload conditions. It was not intended to replace proper heatsinking. Continuously running the TPS7A4001 into thermal shutdown degrades device reliability.

POWER DISSIPATION

The ability to remove heat from the die is different for each package type, presenting different considerations in the PCB layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Performance data for JEDEC low- and high-K boards are given in the *Dissipation Ratings Table*. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat dissipating layers also improves the heatsink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation (P_D) is equal to the product of the output current times the voltage drop across the output pass element, as shown in Equation 2:

$$P_D = (V_{IN} - V_{OUT})\, I_{OUT} \qquad (2)$$

PACKAGING INFORMATION

Orderable Device	Status [1]	Package Type	Package Drawing	Pins	Package Qty	Eco Plan [2]	Lead/ Ball Finish	MSL Peak Temp [3]	Samples (Requires Login)
TPS7A4001DGNR	ACTIVE	MSOP-PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS7A4001DGNT	ACTIVE	MSOP-PowerPAD	DGN	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	

[1] The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

[2] Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

[3] MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

TEXAS INSTRUMENTS

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A4001DGNR	MSOP-Power PAD	DGN	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TPS7A4001DGNT	MSOP-Power PAD	DGN	8	250	180.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7A4001DGNR	MSOP-PowerPAD	DGN	8	2500	370.0	355.0	55.0
TPS7A4001DGNT	MSOP-PowerPAD	DGN	8	250	195.0	200.0	45.0

DGN (S−PDSO−G8)   PowerPAD™ PLASTIC SMALL OUTLINE

4073271/F 05/11

NOTES: A. All linear dimensions are in millimeters.
         B. This drawing is subject to change without notice.
         C. Body dimensions do not include mold flash or protrusion.
         D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad
             Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding
             recommended board layout. This document is available at www.ti.com <http://www.ti.com>.
         E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
         F. Falls within JEDEC MO−187 variation AA−T

PowerPAD is a trademark of Texas Instruments.

TEXAS INSTRUMENTS
www.ti.com

DGN (S–PDSO–G8)   PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

Exposed Thermal Pad Dimensions

4206323–3/H   05/11

NOTE: All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments

DGN (R−PDSO−G8)　　　PowerPAD™ PLASTIC SMALL OUTLINE

Example Board Layout
Via pattern and copper pad size
may vary depending on layout constraints

0,65

Increasing copper area will
enhance thermal performance
(See Note D)

1,98

1,1

1,88　4,2

0,6

0,55　1,2

5x∅0,3

Example
Non Soldermask Defined Pad

Example
Solder Mask Opening
(See Note F)

0,40

1,74　1,60

Pad Geometry

0,07
All Around

0,54

Stencil Openings
Based on a stencil thickness
of .127mm (.005inch).
Reference table below for other
solder stencil thicknesses

0,35　0,65

1,55

(See Note E)

1,88　Y　4,2

X

1,98

Center Power Pad Solder Stencil Opening		
Stencil Thickness	X	Y
0.1mm	2.2	1.9
0.127mm	1.98	1.88
0.152mm	1.85	1.75
0.178mm	1.75	1.60

4207737−3/E 04/11

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad
Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets
for specific thermal information, via requirements, and recommended board layout. These documents are available at
www.ti.com <http://www.ti.com>. Publication IPC−7351 is recommended for alternate designs.
E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric
metal load solder paste. Refer to IPC−7525 for other stencil recommendations.
F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments

TEXAS INSTRUMENTS
www.ti.com

IMPORTANT NOTICE