

1.5A ULTRA LOW DROPOUT LINEAR REGULATOR

FEATURES

- Ultra Low Dropout Voltage 250mV at 1.5A Output Current
- Low ESR Output Capacitor (MLCC) Applicable
- 0.8V Reference Voltage
- Fast Transient Response
- Current Limit and Thermal Shutdown Protection
- Adjustable Output Voltage by External Resistors
- Power-on-Reset Monitoring on Both VCNTL and VIN Pins
- Under Voltage Protection
- Power OK Output with a Delay Time
- Internal Soft-Start
- SOP-8 with Exposed Pad Package
- RoHS Compliant & Halogen Free

DESCRIPTION

The APE8951 is a 1.5A ultra low dropout linear regulator. The product is specifically designed to provide well supply voltage for front side bus termination on motherboard and NB applications. The IC needs two supply voltages, a voltage for the circuitry and a main supply voltage for power conversion, to reduce power dissipation and provide extremely low dropout. The APE8951 integrates many functions. A Power-on-Reset(POR) circuit monitors both supply voltage to prevent wrong operations. A thermal shutdown and current limit functions protect the device against thermal and current over-load. A POK indicates the output status with time delay which is set internally. It can control other converter for power sequence. The APE8951 can be enabled by other power system. Pulling and holding the EN pin below 0.4V shuts off the output.

The APE8951 is available in ESOP-8 package which features small size as SO-8 and exposed pad to reduce the junction-to-case resistance, being applicable in 2~3W applications.

TYPICAL APPLICATION




Figure 1. Output Capacitor with ESR $\geq 20\text{m}\Omega$




Figure 2. Output Capacitor is MLCC

ORDERING INFORMATION

APE8951X - HF

Package Type
MP : ESOP-8

Halogen Free



ABSOLUTE MAXIMUM RATINGS


VCNTL Supply Voltage(V_{CNTL})	-----	-0.3 to 7 V
VIN Supply Voltage(V_{IN})	-----	-0.3 to 3.3 V
EN and FB Pin Voltage	-----	-0.3 to $V_{CNTL} + 0.3V$
Power Good Voltage(V_{POK})	-----	-0.3 to 7 V
Power Dissipation(P_D)	-----	3 W
Storage Temperature Range(T_{ST})	-----	-65°C To 150°C
Junction Temperature Range(T_J)	-----	-25°C To 150°C
Operating Temperature Range(T_{OP})	-----	-20°C To + 85°C
Thermal Resistance from Junction to Case($R_{th_{JC}}$)	-	15°C/W
Thermal Resistance from Junction to Ambient($R_{th_{JA}}$)		40°C/W

Note. $R_{th_{JA}}$ is measured with the PCB copper area(need connect to Exposed pad) of approx. 1.5 in² (multi-layers)

RECOMMENDED OPERATING CONDITIONS

VCNTL Supply Voltage(V_{CNTL})	-----	+3.1 to 6 V
VIN Supply Voltage(V_{IN})	-----	+1.1 to 3.3 V
Output Voltage(V_{OUT})	$V_{CNTL}=3.3V$	+0.8 to 1.2 V
	$V_{CNTL}=5V$	+0.8 to $V_{IN}-0.2 V$
Output Current(I_{OUT})	-----	+0 to 1.5 A
Junction Temperature Range(T_J)	-----	-25°C To 125°C

PACKAGE INFORMATION



ELECTRICAL SPECIFICATIONS

($V_{CNTL}=5V$, $V_{IN}=1.5V$, $V_{OUT}=1.2V$, $T_A=25^{\circ}C$, unless otherwise specified)

Parameter	SYM	TEST CONDITION	MIN	TYP	MAX	UNITS
VCNTL POR Threshold	$V_{CNTL(POR_{TH})}$		2.7	2.9	3.1	V
VCNTL POR Hysteresis	$V_{CNTL(hys)}$		-	0.4	-	V
VIN POR Threshold	$V_{IN(POR_{TH})}$		0.8	0.9	1.0	V
VIN POR Hysteresis	$V_{IN(hys)}$		-	0.5	-	V
VCNTL Nominal Supply Current	I_{CNTL}	$EN=V_{CNTL}$	0.4	1	2	mA
VCNTL Shutdown Current	I_{SD}	$EN=0V$	-	18	30	uA
Feedback Voltage	V_{FB}	$V_{CNTL}=3.3 \sim 5V$	0.784	0.8	0.816	V
Load Regulation		$I_{OUT} = 0A \sim 1.5A$	-	0.06	0.25	%
Dropout Voltage	V_{DROP}	$I_{OUT} = 1.5A$, $V_{CNTL}=5V$, $T_J=25^{\circ}C$	-	0.23	0.3	V
		$I_{OUT} = 1.5A$, $V_{CNTL}=5V$, $T_J=25\sim125^{\circ}C$	-	-	0.3	V


ELECTRICAL SPECIFICATIONS(Cont.)

Soft Start Time	T_{SS}		-	2	-	ms
EN Pin Logic High Threshold Voltage	V_{ENH}	Enable	0.4	0.8	1.2	V
EN Hysteresis			-	30	-	mV
EN Pin Pull-Up Current	I_{EN}	EN=GND	-	10	-	uA
Current Limit	I_{LIM}	$V_{CNTL}=3.3 \sim 5V, T_J=25^{\circ}C$	2	3	4	A
		$V_{CNTL}=3.3 \sim 5V, T_J=-25 \sim 125^{\circ}C$	2	-	-	A
Under Voltage Threshold		VFB Falling	-	0.4	-	V
POK Threshold Voltage for Power OK	V_{POK}	VFB Rising	89%	92%	95%	VFB
POK Threshold Voltage for Power Not OK	V_{PNOK}	VFB Falling	78%	81%	84%	VFB
POK Low Voltage		POK Sinks 5mA	-	0.25	0.4	V
POK Delay Time	T_{DELAY}		0.8	2	10	ms
Thermal Thutdown Temp	T_{SD}		-	150	-	$^{\circ}C$
Thermal Thutdown Hysteresis			-	50	-	$^{\circ}C$

PIN DESCRIPTIONS

PIN SYMBOL	PIN DESCRIPTION
GND	GND Pin
FB	Feedback Pin
VOUT	IC Power Supply Pin
EN	H : Normal Operation ; L : Shutdown
POK	Power OK Output Pin
VCNTL	CNTL Pin Input Voltage
VIN	Input Voltage

BLOCK DIAGRAM





FUNCTION PIN DESCRIPTION

FB

Connecting this pin to an external resistor divider receives the feedback voltage of the regulator. The output voltage set by the resistor divider is determined by:

$$V_{OUT} = 0.8 \times (1 + R1/R2)$$

Where R1 is connected from VOUT to FB with Kelvin sensing and R2 is connected from FB to GND. A bypass capacitor may be connected with R1 in parallel to improve load transient response. The recommended R2 and R1 are in the range of 1k~100kohm.

VIN and Exposed Pad

Main supply input pins for power conversions. The exposed pad provides a very low impedance input path for the main supply voltage. Please tie the exposed pad and VIN Pin (Pin 5) together to reduce the dropout voltage. The voltage at this pin is monitored for Power-On Reset purpose.

VCNTL

Power input pin of the control circuitry. Connecting this pin to a +5V(recommended) supply voltage provides the bias for the control circuitry. The voltage at this pin is monitored for Power-On Reset purpose.

POK

Power-OK signal output pin. This pin is an open-drain output used to indicate status of output voltage by sensing FB voltage. This pin is pulled low when the rising FB voltage is not above the VPOK threshold or the falling FB voltage is below the VPNOK threshold, indicating the output is not OK.

EN

Enable control pin. Pulling and holding this pin below 0.4V shuts down the output. When re-enabled, the IC undergoes a new soft-start cycle. Left this pin open, an internal current source 10uA pulls this pin up to VCNTL voltage, enabling the regulator.

VOUT

Output of the regulator. Please connect Pin 3 and 4 together using wide tracks. It's necessary to connect an output capacitor with this pin for closed-loop compensation and improving transient responses.

FUNCTION DESCRIPTION

Power-On-Reset

Power-On-Reset (POR) circuit monitors both input voltages at VCNTL and VIN pins to prevent wrong logic controls. The POR function initiates a soft-start process after the two supply voltages exceed their rising POR threshold voltages during powering on. The POR function also pulls low the POK pin regardless the output voltage when the VCNTL voltage falls below its falling POR threshold.

Internal Soft-Start

An internal soft-start function controls rise rate of the output voltage to limit the current surge at start-up. The typical soft-start interval is about 2ms.

Current Limit

The APE8951 monitors the current via the output NMOS and limits the maximum current to prevent load and APE8951 from damage during overload or short circuit



FUNCTION DESCRIPTION(Cont.)

Output Voltage Regulation

An error amplifier working with a temperature compensated 0.8V reference and an output NMOS regulates output to the preset voltage. The error amplifier designed with high bandwidth and DC gain provides very fast transient response and less load regulation. It compares the reference with the feedback voltage and amplifies the difference to drive the output NMOS which provides load current from VIN to VOUT.

Under Voltage Protection (UVP)


The APE8951 monitors the voltage on FB pin after soft-start process is finished. Therefore the UVP is disabling during soft-start. When the voltage on FB pin falls below the under-voltage threshold, the UVP circuit shuts off the output immediately. After a while, the APE8951 starts a new soft-start to regulate output.

Thermal Shutdown


A thermal shutdown circuit limits the junction temperature of APE8951. When the junction temperature exceeds +150°C, a thermal sensor turns off the output NMOS, allowing the device to cool down. The regulator regulates the output again through initiation of a new soft-start cycle after the junction temperature cools by 50°C, resulting in a pulsed output during continuous thermal overload conditions.

TYPICAL PERFORMANCE CHARACTERISTICS


Dropout Voltage vs. Output Current




VCNTL Supply Current vs. Temperature




Reference Voltage vs. Temperature



Current Limit vs. Temperature



Current Limit



Ch1 : V_{OUT}, 500mV/Div Time : 2ms/Div
Ch2 : I_{OUT}, 1A/Div


EN Pin Floating Test



Ch1 : V_{IN}, 1V/Div Time : 1ms/Div
Ch2 : V_{CNTL}, 5V/Div
Ch3 : V_{POK}, 1V/Div
Ch4 : V_{OUT}, 1V/Div

TYPICAL PERFORMANCE CHARACTERISTICS

Power ON Sequence



Ch1 : V_{IN} , 1V/Div
Ch2 : V_{OUT} , 1V/Div
Ch3 : V_{POK} , 1V/Div
Ch4 : V_{CNTL} , 2V/Div

Time : 10ms/Div


Power OFF Sequence



Ch1 : V_{IN} , 1V/Div
Ch2 : V_{OUT} , 1V/Div
Ch3 : V_{POK} , 1V/Div
Ch4 : V_{CNTL} , 2V/Div

Time : 10ms/Div


Enable Sequence



Ch1 : V_{EN} , 5V/Div
Ch2 : V_{OUT} , 1V/Div
Ch3 : I_{OUT} , 1A/Div
Ch4 : V_{POK} , 1V/Div

Time : 1ms/Div


Shutdown Sequence



Ch1 : V_{EN} , 5V/Div
Ch2 : V_{OUT} , 1V/Div
Ch3 : I_{OUT} , 1A/Div
Ch4 : V_{POK} , 1V/Div

Time : 1ms/Div


POK Delay



Ch1 : V_{IN} , 1V/Div
Ch2 : V_{CNTL} , 5V/Div
Ch3 : V_{POK} , 1V/Div
Ch4 : V_{OUT} , 1V/Div

Time : 500us/Div

Load Transient Response




Ch1 : V_{OUT} , 10mV/Div
Ch2 : I_{OUT} , 1A/Div

Time : 100us/Div



ADVANCED POWER ELECTRONICS CORP.


Package Outline : ESOP-8



	Millimeters		
SYMBOLS	MIN	NOM	MAX
A	5.80	6.00	6.20
B	4.80	4.90	5.00
C	3.80	3.90	4.00
D	0°	4°	8°
E	0.40	0.65	0.90
F	0.19	0.22	0.25
M	0.00	0.08	0.15
H	0.35	0.42	0.49
L	1.35	1.55	1.75
J	0.375 REF.		
K	45°		
G	1.27 TYP.		
P	3.15	3.25	3.35
Q	2.25	2.35	2.45

- 1.All Dimension Are In Millimeters.
- 2.Dimension Does Not Include Mold Protrusions.

Part Marking Information & Packing : ESOP-8



Part Number
Package Code
Date Code (YWWSSS)
Y : Last Digit Of The Year
WW : Week
SSS : Sequence