



HIGH-SPEED 32K x 16 DUAL-PORT STATIC RAM


IDT7027S/L

LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018

Features

- ♦ True Dual-Ported memory cells which allow simultaneous access of the same memory location
- ♦ High-speed access
 - Commercial: 15/20/25/35/55ns (max.)
 - Industrial: 20/25ns (max.)
- ♦ Low-power operation
 - IDT7027S
 - Active: 750mW (typ.)
 - Standby: 5mW (typ.)
 - IDT7027L
 - Active: 750mW (typ.)
 - Standby: 1mW (typ.)
- ♦ Separate upper-byte and lower-byte control for bus matching capability.
- ♦ Dual chip enables allow for depth expansion without external logic
- ♦ IDT7027 easily expands data bus width to 32 bits or more using the Master/Slave select when cascading more than one device
- ♦ $\overline{M/\overline{S}} = V_{IH}$ for $\overline{BUSY}$ output flag on Master, $\overline{M/\overline{S}} = V_{IL}$ for $\overline{BUSY}$ input on Slave
- ♦ Busy and Interrupt Flags
- ♦ On-chip port arbitration logic
- ♦ Full on-chip hardware support of semaphore signaling between ports
- ♦ Fully asynchronous operation from either port
- ♦ TTL-compatible, single 5V ($\pm 10\%$) power supply
- ♦ Available in 100-pin Thin Quad Flatpack (TQFP) and 108-pin Ceramic Pin Grid Array (PGA)
- ♦ Industrial temperature range (-40°C to $+85^{\circ}\text{C}$) is available for selected speeds
- ♦ Green parts available, see ordering information

Functional Block Diagram



NOTES:

1. $\overline{BUSY}$ is an input as a Slave ($\overline{M/\overline{S}} = V_{IL}$) and an output as a Master ($\overline{M/\overline{S}} = V_{IH}$).
2. $\overline{BUSY}$ and $\overline{INT}$ are non-tri-state totem-pole outputs (push-pull).

3199 drw 01

JUNE 2018

Description


The IDT7027 is a high-speed 32K x 16 Dual-Port Static RAM, designed to be used as a stand-alone 512K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 32-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

The device provides two independent ports with separate control,

address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by the chip enables ($\overline{CE_0}$ and CE_1) permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using CMOS high-performance technology, these devices typically operate on only 750mW of power. The IDT7027 is packaged in a 100-pin Thin Quad Flatpack (TQFP) and a 108-pin ceramic Pin Grid Array (PGA).


Pin Configurations^(1,2,3)



NOTES:

1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.
3. Package body is approximately 14mm x 14mm x 1.4mm.
4. This package code is used to reference the package diagram.
5. This text does not indicate orientation of the actual part-marking.

Pin Configurations^(1,2,3) (con't.)



NOTES:

1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.
3. Package body is approximately 1.21 in x 1.21 in x .16 in.
4. This package code is used to reference the package diagram.
5. This text does not indicate orientation of the actual part-marking.

Pin Names

Left Port	Right Port	Names
$\overline{CE}0L$, CE1L	$\overline{CE}0R$, CE1R	Chip Enables
$R/\overline{WL}$	$R/\overline{WR}$	Read/Write Enable
$\overline{OEL}$	$\overline{OER}$	Output Enable
A0L - A14L	A0R - A14R	Address
I/O0L - I/O15L	I/O0R - I/O15R	Data Input/Output
$\overline{SEM}L$	$\overline{SEM}R$	Semaphore Enable
$\overline{UBL}$	$\overline{UBR}$	Upper Byte Select
$\overline{LBL}$	$\overline{LBR}$	Lower Byte Select
$\overline{INT}L$	$\overline{INTR}$	Interrupt Flag
$\overline{BUSY}L$	$\overline{BUSY}R$	Busy Flag
$M/\overline{S}$		Master or Slave Select
Vcc		Power
GND		Ground

Truth Table I – Chip Enable

$\overline{CE}$	$\overline{CE}_0$	CE_1	Mode
L	V_{IL}	V_{IH}	Port Selected (TTL Active)
	$\leq 0.2V$	$\geq V_{CC} - 0.2V$	Port Selected (CMOS Active)
H	V_{IH}	X	Port Deselected (TTL Inactive)
	X	V_{IL}	Port Deselected (TTL Inactive)
	$\geq V_{CC} - 0.2V$	X	Port Deselected (CMOS Inactive)
	X	$\leq 0.2V$	Port Deselected (CMOS Inactive)

3199 tbl 02

NOTES:

1. Chip Enable references are shown above with the actual $\overline{CE}_0$ and CE_1 levels, $\overline{CE}$ is a reference only.
2. Port "A" and "B" references are located where $\overline{CE}$ is used.
3. "H" = V_{IH} and "L" = V_{IL} .

Truth Table II – Non-Contention Read/Write Control

Inputs ⁽¹⁾						Outputs		Mode
$\overline{CE}^{(2)}$	$R/\overline{W}$	$\overline{OE}$	$\overline{UB}$	$\overline{LB}$	$\overline{SEM}$	I/O ₈₋₁₅	I/O ₀₋₇	
H	X	X	X	X	H	High-Z	High-Z	Deselected: Power-Down
X	X	X	H	H	H	High-Z	High-Z	Both Bytes Deselected
L	L	X	L	H	H	DATA _{IN}	High-Z	Write to Upper Byte Only
L	L	X	H	L	H	High-Z	DATA _{IN}	Write to Lower Byte Only
L	L	X	L	L	H	DATA _{IN}	DATA _{IN}	Write to Both Bytes
L	H	L	L	H	H	DATA _{OUT}	High-Z	Read Upper Byte Only
L	H	L	H	L	H	High-Z	DATA _{OUT}	Read Lower Byte Only
L	H	L	L	L	H	DATA _{OUT}	DATA _{OUT}	Read Both Bytes
X	X	H	X	X	X	High-Z	High-Z	Outputs Disabled

3199 tbl 03

NOTES:

1. A_{0L} — A_{14L} ≠ A_{0R} — A_{14R}.
2. Refer to Chip Enable Truth Table.

Truth Table III – Semaphore Read/Write Control

Inputs ⁽¹⁾						Outputs		Mode
$\overline{CE}^{(2)}$	$R/\overline{W}$	$\overline{OE}$	$\overline{UB}$	$\overline{LB}$	$\overline{SEM}$	I/O ₈₋₁₅	I/O ₀₋₇	
H	H	L	X	X	L	DATA _{OUT}	DATA _{OUT}	Read Data in Semaphore Flag
X	H	L	H	H	L	DATA _{OUT}	DATA _{OUT}	Read Data in Semaphore Flag
H	↑	X	X	X	L	DATA _{IN}	DATA _{IN}	Write I/O ₀ into Semaphore Flag
X	↑	X	H	H	L	DATA _{IN}	DATA _{IN}	Write I/O ₀ into Semaphore Flag
L	X	X	L	X	L	—	—	Not Allowed
L	X	X	X	L	L	—	—	Not Allowed

3199 tbl 04

NOTES:

1. There are eight semaphore flags written to via I/O₀ and read from all the I/Os (I/O₀–I/O₁₅). These eight semaphore flags are addressed by A₀–A₂.
2. Refer to Chip Enable Truth Table.

Absolute Maximum Ratings^(1,3)

Symbol	Rating	Commercial & Industrial	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
T _{STG}	Storage Temperature	-65 to +150	°C
I _{OUT}	DC Output Current	50	mA

NOTES:

3199 tbl 05

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V_{TERM} must not exceed V_{CC} + 10% for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of V_{TERM} ≥ V_{CC} + 10%.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	V
V _{IH}	Input High Voltage	2.2	—	6.0 ⁽²⁾	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

3199 tbl 07

NOTES:

- V_{IL} ≥ -1.5V for pulse width less than 10ns.
- V_{TERM} must not exceed V_{CC} + 10%.

Maximum Operating Temperature and Supply Voltage⁽¹⁾

Grade	Ambient Temperature	GND	V _{CC}
Commercial	0°C to +70°C	0V	5.0V ± 10%
Industrial	-40°C to +85°C	0V	5.0V ± 10%

3199 tbl 06

NOTE:

- This is the parameter T_A. This is the "instant on" case temperature.

Capacitance⁽¹⁾

(T_A = +25°C, f = 1.0mhz) TQFP ONLY

Symbol	Parameter	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	9	pF
C _{OUT} ⁽²⁾	Output Capacitance	V _{OUT} = 0V	10	pF

3199 tbl 08

NOTES:

- This parameter is determined by device characterization but is not production tested.
- C_{OUT} also references C_{I/O}.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (V_{CC} = 5.0V ± 10%)

Symbol	Parameter	Test Conditions	7027S		7027L		Unit
			Min.	Max.	Min.	Max.	
I _L	Input Leakage Current ⁽¹⁾	V _{CC} = 5.5V, V _{IN} = 0V to V _{CC}	—	10	—	5	μA
I _{LO}	Output Leakage Current	$\overline{CE}$ = V _{IH} , V _{OUT} = 0V to V _{CC}	—	10	—	5	μA
V _{OL}	Output Low Voltage	I _{OL} = 4mA	—	0.4	—	0.4	V
V _{OH}	Output High Voltage	I _{OH} = -4mA	2.4	—	2.4	—	V

3199 tbl 09

NOTE:

- At V_{CC} ≤ 2.0V, input leakages are undefined.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range^(1,6) ($V_{CC} = 5.0V \pm 10\%$)

Symbol	Parameter	Test Condition	Version	7027X15 Com'l Only		7027X20 Com'l & Ind		7027X25 Com'l & Ind		Unit
				Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	
ICC	Dynamic Operating Current (Both Ports Active)	$\overline{CE} = V_{IL}$, Outputs Disabled $SEM = V_{IH}$ $f = f_{MAX}^{(3)}$	COM'L S	205	365	190	325	180	305	mA
			L	200	325	180	285	170	265	
			IND S	—	—	—	—	170	345	
			L	—	—	180	335	—	—	
ISB1	Standby Current (Both Ports - TTL Level Inputs)	$\overline{CE}_L = \overline{CE}_R = V_{IH}$ $SEMr = SEML = V_{IH}$ $f = f_{MAX}^{(3)}$	COM'L S	65	110	50	90	40	85	mA
			L	65	90	50	70	40	60	
			IND S	—	—	—	—	40	100	
			L	—	—	50	85	—	—	
ISB2	Standby Current (One Port - TTL Level Inputs)	$\overline{CE}^*A = V_{IL}$ and $\overline{CE}^*B = V_{IH}^{(5)}$ Active Port Outputs Disabled, $f = f_{MAX}^{(3)}$ $SEMr = SEML = V_{IH}$	COM'L S	130	245	115	215	105	200	mA
			L	130	215	115	185	105	170	
			IND S	—	—	—	—	105	230	
			L	—	—	115	220	—	—	
ISB3	Full Standby Current (Both Ports - All CMOS Level Inputs)	Both Ports $\overline{CE}_L$ and $\overline{CE}_R \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$, $f = 0^{(4)}$ $SEMr = SEML \geq V_{CC} - 0.2V$	COM'L S	1.0	15	1.0	15	1.0	15	mA
			L	0.2	5	0.2	5	0.2	5	
			IND S	—	—	—	—	1.0	30	
			L	—	—	0.2	10	—	—	
ISB4	Full Standby Current (One Port - All CMOS Level Inputs)	$\overline{CE}^*A \leq 0.2V$ and $\overline{CE}^*B \geq V_{CC} - 0.2V^{(6)}$ $SEMr = SEML \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ Active Port Outputs Disabled $f = f_{MAX}^{(3)}$	COM'L S	120	220	110	190	100	170	mA
			L	120	190	110	160	100	145	
			IND S	—	—	—	—	100	200	
			L	—	—	110	195	—	—	

3199 tbl 10a

Symbol	Parameter	Test Condition	Version	7027X35 Com'l Only		7027X55 Com'l Only		Unit
				Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	
ICC	Dynamic Operating Current (Both Ports Active)	$\overline{CE} = V_{IL}$, Outputs Disabled $SEM = V_{IH}$ $f = f_{MAX}^{(3)}$	COM'L S	160	295	150	270	mA
			L	160	255	150	230	
			IND S	—	—	—	—	
			L	—	—	—	—	
ISB1	Standby Current (Both Ports - TTL Level Inputs)	$\overline{CE}_L = \overline{CE}_R = V_{IH}$ $SEMr = SEML = V_{IH}$	COM'L S	30	85	20	85	mA
			L	30	60	20	60	
			IND S	—	—	—	—	
			L	—	—	—	—	
ISB2	Standby Current (One Port - TTL Level Inputs)	$\overline{CE}^*A = V_{IL}$ and $\overline{CE}^*B = V_{IH}^{(5)}$ Active Port Outputs Disabled, $f = f_{MAX}^{(3)}$ $SEMr = SEML = V_{IH}$	COM'L S	95	185	85	165	mA
			L	95	155	85	135	
			IND S	—	—	—	—	
			L	—	—	—	—	
ISB3	Full Standby Current (Both Ports - All CMOS Level Inputs)	Both Ports $\overline{CE}_L$ and $\overline{CE}_R \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$, $f = 0^{(4)}$ $SEMr = SEML \geq V_{CC} - 0.2V$	COM'L S	1.0	15	1.0	15	mA
			L	0.2	5	0.2	5	
			IND S	—	—	—	—	
			L	—	—	—	—	
ISB4	Full Standby Current (One Port - All CMOS Level Inputs)	$\overline{CE}^*A \leq 0.2V$ and $\overline{CE}^*B \geq V_{CC} - 0.2V^{(6)}$ $SEMr = SEML \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ Active Port Outputs Disabled $f = f_{MAX}^{(3)}$	COM'L S	90	160	80	135	mA
			L	90	135	80	110	
			IND S	—	—	—	—	
			L	—	—	—	—	

3199 tbl 10b

NOTES:

- 'X' in part numbers indicates power rating (S or L).
- $V_{CC} = 5V$, $T_A = +25^\circ C$, and are not production tested. $I_{CCDC} = 120mA$ (Typ.)
- At $f = f_{MAX}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/ t_{rc} , and using "AC Test Conditions" of input levels of GND to 3V.
- $f = 0$ means no address or control lines change.
- Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- Refer to Chip Enable Truth Table.

AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1 and 2

3199 tbl 11





Figure 1. AC Output Test Load



3199 drw 04

Figure 2. Output Test Load
(for tLZ, tHZ, tWZ, tOW)
*Including scope and jig.

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Ranges⁽⁴⁾


Symbol	Parameter	7027X15 Com'l Only		7027X20 Com'l & Ind		7027X25 Com'l & Ind		7027X35 Com'l Only		7027X55 Com'l Only		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE												
t _{RC}	Read Cycle Time	15	—	20	—	25	—	35	—	55	—	ns
t _{AA}	Address Access Time	—	15	—	20	—	25	—	35	—	55	ns
t _{ACE}	Chip Enable Access Time ⁽⁴⁾	—	15	—	20	—	25	—	35	—	55	ns
t _{AOE}	Output Enable Access Time	—	10	—	12	—	13	—	20	—	30	ns
t _{OH}	Output Hold from Address Change	3	—	3	—	3	—	3	—	3	—	ns
t _{LZ}	Output Low-Z Time ^(1,2)	3	—	3	—	3	—	3	—	3	—	ns
t _{HZ}	Output High-Z Time ^(1,2)	—	10	—	12	—	15	—	15	—	25	ns
t _{PU}	Chip Enable to Power Up Time ^(2,5)	0	—	0	—	0	—	0	—	0	—	ns
t _{PD}	Chip Disable to Power Down Time ^(2,5)	—	15	—	20	—	25	—	35	—	50	ns
t _{SOP}	Semaphore Flag Update Pulse ($\overline{OE}$ or $\overline{SEM}$)	10	—	10	—	12	—	15	—	15	—	ns
t _{SAA}	Semaphore Address Access Time	—	15	—	20	—	25	—	35	—	55	ns

3199 tbl 12


NOTES:

1. Transition is measured 0mV from Low or High-impedance voltage with Output Test Load (Figure 2).
2. This parameter is guaranteed by device characterization, but is not production tested.
3. To access RAM, $\overline{CE} = V_{IL}$ and $\overline{SEM} = V_{IH}$. To access semaphore, $\overline{CE} = V_{IH}$ and $\overline{SEM} = V_{IL}$.
4. 'X' in part numbers indicates power rating (S or L).
5. Refer to Chip Enable Truth Table.

Waveform of Read Cycles⁽⁵⁾



Timing of Power-Up Power-Down



NOTES:

1. Timing depends on which signal is asserted last, $\overline{CE}$, $\overline{OE}$, $\overline{LB}$, or $\overline{UB}$.
2. Timing depends on which signal is de-asserted first, $\overline{CE}$, $\overline{OE}$, $\overline{LB}$, or $\overline{UB}$.
3. t_{BDD} delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations $\overline{BUSY}$ has no relation to valid output data.
4. Start of valid data depends on which timing becomes effective last t_{AOE} , t_{ACE} , t_{AA} or t_{BDD} .
5. $\overline{SEM} = V_{IH}$.
6. Refer to Chip Enable Truth Table.

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage⁽⁵⁾


Symbol	Parameter	7027X15 Com'l Only		7027X20 Com'l & Ind		7027X25 Com'l & Ind		7027X35 Com'l Only		7027X55 Com'l Only		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
WRITE CYCLE												
t _{WC}	Write Cycle Time	15	—	20	—	25	—	35	—	55	—	ns
t _{EW}	Chip Enable to End-of-Write ⁽³⁾	12	—	15	—	20	—	30	—	45	—	ns
t _{AW}	Address Valid to End-of-Write	12	—	15	—	20	—	30	—	45	—	ns
t _{AS}	Address Set-up Time ⁽³⁾	0	—	0	—	0	—	0	—	0	—	ns
t _{WP}	Write Pulse Width	12	—	15	—	20	—	25	—	40	—	ns
t _{WR}	Write Recovery Time	0	—	0	—	0	—	0	—	0	—	ns
t _{DW}	Data Valid to End-of-Write	10	—	15	—	15	—	15	—	30	—	ns
t _{HZ}	Output High-Z Time ^(1,2)	—	10	—	12	—	15	—	15	—	25	ns
t _{DH}	Data Hold Time ⁽⁵⁾	0	—	0	—	0	—	0	—	0	—	ns
t _{WZ}	Write Enable to Output in High-Z ^(1,2)	—	10	—	12	—	15	—	15	—	25	ns
t _{OW}	Output Active from End-of-Write ^(1,2,5)	0	—	0	—	0	—	0	—	0	—	ns
t _{SWRD}	SEM Flag Write to Read Time	5	—	5	—	5	—	5	—	5	—	ns
t _{SPS}	SEM Flag Contention Window	5	—	5	—	5	—	5	—	5	—	ns

3199 tbl 13

NOTES:


1. Transition is measured 0mV from Low or High-impedance voltage with Output Test Load (Figure 2).
2. This parameter is guaranteed by device characterization, but is not production tested.
3. To access RAM $\overline{CE} = V_{IL}$ and $SEM = V_{IH}$. To access semaphore, $\overline{CE} = V_{IH}$ and $SEM = V_{IL}$. Either condition must be valid for the entire t_{EW} time. Refer to Chip Enable Truth Table.
4. The specification for t_{DH} must be met by the device supplying write data to the RAM under all operating conditions. Although t_{DH} and t_{OW} values will vary over voltage and temperature, the actual t_{DH} will always be smaller than the actual t_{OW}.
5. 'X' in part numbers indicates power rating (S or L).

Timing Waveform of Write Cycle No. 1, $R/\overline{W}$ Controlled Timing^(1,5,8)



3199 drw 07

Timing Waveform of Write Cycle No. 2, $\overline{CE}$, $\overline{UB}$, $\overline{LB}$ Controlled Timing^(1,5)




3199 drw 08

NOTES:

1. $R/\overline{W}$ or $\overline{CE}$ or $\overline{UB}$ and $\overline{LB} = V_{IH}$ during all address transitions.
2. A write occurs during the overlap (t_{EW} or t_{WP}) of a $\overline{CE} = V_{IL}$ and a $R/\overline{W} = V_{IL}$ for memory array writing cycle.
3. t_{WR} is measured from the earlier of $\overline{CE}$ or $R/\overline{W}$ (or $\overline{SEM}$ or $R/\overline{W}$) going HIGH to the end of write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the $\overline{CE}$ or $\overline{SEM} = V_{IL}$ transition occurs simultaneously with or after the $R/\overline{W} = V_{IL}$ transition, the outputs remain in the High-impedance state.
6. Timing depends on which enable signal is asserted last, $\overline{CE}$ or $R/\overline{W}$.
7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured 0mV from steady state with the Output Test Load (Figure 2).
8. If $\overline{OE} = V_{IL}$ during $R/\overline{W}$ controlled write cycle, the write pulse width must be the larger of t_{WP} or ($t_{WZ} + t_{DW}$) to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{DW} . If $\overline{OE} = V_{IH}$ during an $R/\overline{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .
9. To access RAM, $\overline{CE} = V_{IL}$ and $\overline{SEM} = V_{IH}$. To access semaphore, $\overline{CE} = V_{IH}$ and $\overline{SEM} = V_{IL}$. t_{EW} must be met for either condition.
10. Refer to Chip Enable Truth Table.

Timing Waveform of Semaphore Read after Write Timing, Either Side⁽¹⁾




3199 drw 09

NOTES:

1. $\overline{CE} = V_{IH}$ or $\overline{UB}$ and $\overline{LB} = V_{IH}$ for the duration of the above timing (both write and read cycle), refer to Chip Enable Truth Table.
2. "DATAOUT VALID" represents all I/O's (I/O0-I/O15) equal to the semaphore value.

Timing Waveform of Semaphore Write Contention^(1,3,4)



3199 drw 10

NOTES:

1. DOR = DOL = V_{IL} , $\overline{CE_R} = \overline{CE_L} = V_{IH}$, or both $\overline{UB}$ & $\overline{LB} = V_{IH}$ (refer to Chip Enable Truth Table).
2. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
3. This parameter is measured from $R/\overline{W}^A$ or $\overline{SEM}^A$ going HIGH to $R/\overline{W}^B$ or $\overline{SEM}^B$ going HIGH.
4. If tSPS is not satisfied, there is no guarantee which side will be granted the semaphore flag.

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽⁶⁾

Symbol	Parameter	7027X15 Com'l Only		7027X20 Com'l & Ind		7027X25 Com'l & Ind		7027X35 Com'l Only		7027X55 Com'l Only		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
BUSY TIMING (M/ $\overline{S}$ =V _{IH})												
t _{BAA}	$\overline{\text{BUSY}}$ Access Time from Address Match	—	15	—	20	—	20	—	20	—	45	ns
t _{BDA}	$\overline{\text{BUSY}}$ Disable Time from Address Not Matched	—	15	—	20	—	20	—	20	—	40	ns
t _{BAC}	$\overline{\text{BUSY}}$ Access Time from Chip Enable Low	—	15	—	20	—	20	—	20	—	40	ns
t _{BDC}	$\overline{\text{BUSY}}$ Access Time from Chip Enable High	—	15	—	17	—	17	—	20	—	35	ns
t _{APS}	Arbitration Priority Set-up Time ⁽²⁾	5	—	5	—	5	—	5	—	5	—	ns
t _{BDD}	$\overline{\text{BUSY}}$ Disable to Valid Data ⁽³⁾	—	15	—	20	—	25	—	35	—	55	ns
t _{WH}	Write Hold After $\overline{\text{BUSY}}$ ⁽⁵⁾	12	—	15	—	17	—	25	—	25	—	ns
BUSY TIMING (M/ $\overline{S}$ =V _{IL})												
t _{WB}	$\overline{\text{BUSY}}$ Input to Write ⁽⁴⁾	0	—	0	—	0	—	0	—	0	—	ns
t _{WH}	Write Hold After $\overline{\text{BUSY}}$ ⁽⁵⁾	12	—	15	—	17	—	25	—	25	—	ns
PORT-TO-PORT DELAY TIMING												
t _{WDD}	Write Pulse to Data Delay ⁽¹⁾	—	30	—	45	—	50	—	60	—	80	ns
t _{DDD}	Write Data Valid to Read Data Delay ⁽¹⁾	—	25	—	30	—	35	—	45	—	65	ns

3199 tbl 14

NOTES:

- Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and BUS $\overline{Y}$ (M/ $\overline{S}$ = V_{IH})".
- To ensure that the earlier of the two ports wins.
- t_{BDD} is a calculated parameter and is the greater of 0, t_{WDD} – t_{WP} (actual), or t_{DDD} – t_{OW} (actual).
- To ensure that the write cycle is inhibited on port "B" during contention on port "A".
- To ensure that a write cycle is completed on port "B" after contention on port "A".
- 'X' in part numbers indicates power rating (S or L).

The diagram illustrates the timing relationships for a 2-port device during a read operation on port A and a write operation on port B. The signals and their timing parameters are as follows:

- ADDR "A"**: Address for port A. The time from the start of the address setup to the start of the data valid period is t_{WC} .
- R/W "A"**: Read/Write control signal for port A. It is high for reads and low for writes. The time from the start of the address setup to the start of the data valid period is t_{WP} .
- DATAin "A"**: Data input for port A. The data is valid for a duration of t_{DW} after the address setup. The time from the start of the address setup to the end of the data valid period is t_{DH} .
- ADDR "B"**: Address for port B. The time from the start of the address setup to the start of the data valid period is $t_{APS}^{(1)}$.
- BUSY "B"**: Busy signal for port B. It is high when the device is busy. The time from the start of the address setup to the start of the data valid period is t_{BAA} .
- DATAout "B"**: Data output for port B. The data is valid for a duration of t_{BDD} after the address setup. The time from the start of the address setup to the end of the data valid period is t_{BDA} .
- Timing Parameters**:
 - t_{WC} : Address setup time for port A.
 - t_{WP} : Read/Write setup time for port A.
 - t_{DW} : Data valid time for port A.
 - t_{DH} : Data hold time for port A.
 - $t_{APS}^{(1)}$: Address setup time for port B.
 - t_{BAA} : Busy setup time for port B.
 - t_{BDA} : Data setup time for port B.
 - t_{BDD} : Data hold time for port B.
 - t_{WDD} : Write data delay for port B.
 - $t_{DD}^{(3)}$: Data delay for port B.

3199 drw 11

1. To ensure that the earlier of the two ports wins, $\overline{\text{tAPS}}$ is ignored for $\overline{\text{M}}/\overline{\text{S}} = \text{V}_{\text{IL}}$ (slave).
2. $\overline{\text{CE}}_{\text{L}} = \overline{\text{CE}}_{\text{R}} = \text{V}_{\text{IL}}$ (refer to Chip Enable Truth Table).
3. $\overline{\text{OE}} = \text{V}_{\text{IL}}$ for the reading port.
4. If $\overline{\text{M}}/\overline{\text{S}} = \text{V}_{\text{IL}}$ (slave), $\overline{\text{BUSY}}$ is an input. Then for this example $\overline{\text{BUSY}}_{\text{A}} = \text{V}_{\text{IH}}$ and $\overline{\text{BUSY}}_{\text{B}}$ input is shown above.
5. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".

The diagram shows three digital signals over time:


- $R\overline{W}^nA^n$** : A signal that transitions from high to low, remains low for a duration t_{WP} (write pulse width), and then returns to high.
- $\overline{BUSY}^nB^n$** : A signal that transitions from high to low, remains low for a duration $t_{WB}^{(3)}$ (burst width), and then returns to high. It also has a high-to-low transition followed by a duration $t_{WH}^{(1)}$ (hold time) before returning to high.
- $R\overline{W}^nB^n$** : A signal that transitions from high to low, remains low for a duration $t_{WB}^{(2)}$ (burst width), and then returns to high.

Arrows indicate the durations t_{WP} , $t_{WB}^{(3)}$, $t_{WH}^{(1)}$, and $t_{WB}^{(2)}$. The signals are labeled with n to indicate they are for a specific address n .


3199 drw 12

1. t_{WH} must be met for both $\overline{B}USY$ input (SLAVE) and output (MASTER).
2. $\overline{B}USY$ is asserted on port "B" blocking $R/\overline{W}$ "B", until $\overline{B}USY$ "B" goes HIGH.
3. t_{WB} is only for the "Slave" version.

Waveform of **BUSY** Arbitration Controlled by **CE** Timing ($M/\bar{S} = V_{IH}$)^(1,3)



Waveform of **BUSY** Arbitration Cycle Controlled by Address Match Timing ($M/\bar{S} = V_{IH}$)⁽¹⁾



NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".
2. If tAPS is not satisfied, the **BUSY** signal will be asserted on one side or another but there is no guarantee on which side **BUSY** will be asserted.
3. Refer to Chip Enable Truth Table.

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽¹⁾


Symbol	Parameter	7027X15 Com'l Only		7027X20 Com'l & Ind		7027X25 Com'l & Ind		7027X35 Com'l Only		7027X55 Com'l Only		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
INTERRUPT TIMING												
tAS	Address Set-up Time	0	—	0	—	0	—	0	—	0	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	0	—	0	—	ns
tINS	Interrupt Set Time	—	15	—	20	—	20	—	25	—	40	ns
tNR	Interrupt Reset Time	—	15	—	20	—	20	—	25	—	40	ns

NOTES:


1. 'X' in part numbers indicates power rating (S or L).

3199 tbl 15

Waveform of Interrupt Timing^(1,5)



3199 drw 15



3199 drw 16

NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".
2. See the Interrupt Truth Table IV.
3. Timing depends on which enable signal ($\overline{CE}$ or $R/\overline{W}$) is asserted last.
4. Timing depends on which enable signal ($\overline{CE}$ or $R/\overline{W}$) is de-asserted first.
5. Refer to Chip Enable Truth Table.

Truth Table IV — Interrupt Flag^(1,4)

Left Port					Right Port					Function
R/ $\overline{W}$ L	$\overline{CE}$ L	$\overline{OE}$ L	A14L-A0L	$\overline{INT}$ L	R/ $\overline{W}$ R	$\overline{CE}$ R	$\overline{OE}$ R	A14R-A0R	$\overline{INT}$ R	
L	L	X	7FFF	X	X	X	X	X	L ⁽²⁾	Set Right $\overline{INT}$ R Flag
X	X	X	X	X	X	L	L	7FFF	H ⁽³⁾	Reset Right $\overline{INT}$ R Flag
X	X	X	X	L ⁽³⁾	L	L	X	7FFE	X	Set Left $\overline{INT}$ L Flag
X	L	L	7FFE	H ⁽²⁾	X	X	X	X	X	Reset Left $\overline{INT}$ L Flag

NOTES:

1. Assumes $\overline{BUSY}$ L = $\overline{BUSY}$ R = V_{IH}.
2. If $\overline{BUSY}$ L = V_{IL}, then no change.
3. If $\overline{BUSY}$ R = V_{IL}, then no change.
4. Refer to Chip Enable Truth Table.

3199 tbl 16

Truth Table V —
Address Bus Arbitration⁽⁴⁾

Inputs			Outputs		Function
$\overline{CE}_L$	$\overline{CE}_R$	A0L-A14L A0R-A14R	$\overline{BUSY}_L^{(1)}$	$\overline{BUSY}_R^{(1)}$	
X	X	NO MATCH	H	H	Normal
H	X	MATCH	H	H	Normal
X	H	MATCH	H	H	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

3199 tbl 17

NOTES:

1. Pins $\overline{BUSY}_L$ and $\overline{BUSY}_R$ are both outputs when the part is configured as a master. Both are inputs when configured as a slave. $\overline{BUSY}$ outputs on the IDT7027 are push-pull, not open drain outputs. On slaves the $\overline{BUSY}$ input internally inhibits writes.
2. "L" if the inputs to the opposite port were stable prior to the address and enable inputs of this port. "H" if the inputs to the opposite port became stable after the address and enable inputs of this port. If t_{APS} is not met, either $\overline{BUSY}_L$ or $\overline{BUSY}_R$ = LOW will result. $\overline{BUSY}_L$ and $\overline{BUSY}_R$ outputs can not be LOW simultaneously.
3. Writes to the left port are internally ignored when $\overline{BUSY}_L$ outputs are driving LOW regardless of the actual logic level on the pin. Writes to the right port are internally ignored when $\overline{BUSY}_R$ outputs are driving LOW regardless of the actual logic level on the pin.
4. Refer to Chip Enable Truth Table.

Truth Table VI — Example of Semaphore Procurement Sequence^(1,2,3)

Functions	D0 - D15 Left	D0 - D15 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

3199 tbl 18

NOTES:

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT7027.
2. There are eight semaphore flags written to via I/O0 and read from all the I/O's (I/O0-I/O15). These eight semaphores are addressed by A0-A2.
3. $\overline{CE} = V_{IH}$, $\overline{SEM} = V_{IL}$, to access the semaphores. Refer to the Semaphore Read/Write Control Truth Table.

Functional Description


The IDT7027 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7027 has an automatic power down feature controlled by $\overline{CE}_0$ and $\overline{CE}_1$. The $\overline{CE}_0$ and $\overline{CE}_1$ control the on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ($\overline{CE} = V_{IH}$). When a port is enabled, access to the entire memory array is permitted.

Interrupts

If the user chooses the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag

($\overline{INT}_L$) is asserted when the right port writes to memory location 7FFE (HEX), where a write is defined as $\overline{CE}_R = R/\overline{W}_R = V_{IL}$ per Truth Table IV. The left port clears the interrupt through access of address location 7FFE when $\overline{CE}_L = \overline{OE}_L = V_{IL}$, $R/\overline{W}$ is a "don't care". Likewise, the right port interrupt flag ($\overline{INT}_R$) is asserted when the left port writes to memory location 7FFF (HEX) and to clear the interrupt flag ($\overline{INT}_R$), the right port must read the memory location 7FFF. The message (16 bits) at 7FFE or 7FFF is user-defined since it is an addressable SRAM location. If the interrupt function is not used, address locations 7FFE and 7FFF are not used as mail-boxes by ignoring the interrupt, but as part of the random access memory. Refer to Truth Table IV for the interrupt operation.

The $\overline{\text{BUSY}}$ outputs on the IDT7027 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the $\overline{\text{BUSY}}$ indication for the resulting array requires the use of an external AND gate.



The **BUSY** arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a **BUSY** flag to be output from the master before the actual write

The semaphore logic is a set of eight latches which are independent of the Dual-Port SRAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to

perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT7027 in a separate memory space from the Dual-Port SRAM. This address space is accessed by placing a low input on the $\overline{\text{SEM}}$ pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, $\overline{\text{OE}}$, and R/W) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0–A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin D0 is used. If a LOW level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Truth Table VI). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussion on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select ($\overline{\text{SEM}}$) and output enable ($\overline{\text{OE}}$) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal ($\overline{\text{SEM}}$ or $\overline{\text{OE}}$) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Truth Table VI). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right

side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the




Figure 4. IDT7027 Semaphore Logic

3199 drw 18

semaphore flag will force its side of the semaphore flag LOW and the other side HIGH. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay LOW until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

Ordering Information

XXXXX	A	999	A	A	A	A		
Device Type	Power	Speed	Package		Process/ Temperature Range			
							Blank 8	Tube or Tray Tape and Reel
							Blank I ⁽¹⁾	Commercial (0°C to +70°C) Industrial (-40°C to +85°C)
							G ⁽²⁾	Green
							PF G	100-pin TQFP (PN100) 108-pin PGA (G108)
							15 20 25 35 55	Commercial Only Commercial & Industrial Commercial & Industrial Commercial Only Commercial Only
							S L	Standard Power Low Power
							7027	512K (32K x 16) Dual-Port RAM

Speed in nanoseconds

NOTES:

- Contact your local sales office for industrial temp range for other speeds, packages and powers.
 - Green parts available. For specific speeds, packages and powers contact your local sales office
- LEAD FINISH (SnPb) parts are in EOL process. Product Discontinuation Notice - PDN# SP-17-02

3199 drw 19

Datasheet Document History

01/15/99:	Initiated datasheet document history Converted to new format Cosmetic and typographical corrections Pages 2 and 3 Added additional notes to pin configurations
05/19/99:	Pages 4 and 16 Fixed typographical errors
06/03/99:	Changed drawing format Page 1 Corrected DSC number
11/10/99:	Replaced IDT logo
05/22/00:	Page 5 Increased storage temperature parameter Clarified TA parameter Page 6 DC Electrical parameters—changed wording from "open" to "disabled" Changed ±200mV to 0mV in notes
07/23/04:	Page 2 & 3 Added date revision for pin configurations Page 5 Updated Capacitance table Page 6 Added 15ns commercial speed grade to the DC Electrical Characteristics Added 20ns Industrial temp for low power to DC Electrical Characteristics Removed military temp range for 25/35/55ns from DC Electrical Characteristics Page 7, 9, 12 & 14 Added 15ns commercial speed grade to AC Electrical Characteristics Added 20ns Industrial temp for low power to AC Electrical Characteristics for Read, Write, Busy and Interrupt Removed military temp range for 25/35/55ns from AC Electrical Characteristics Page 19 Added Commercial speed grade for 15ns and Industrial temp to 20ns in ordering information
01/29/09:	Page 1 & 19 Replaced old TM logo with new TM logo Page 19 Removed "IDT" from orderable part number

Datasheet Document History (con't)

08/04/15: Page 1 In Features: Added text: "Green parts available, see ordering information"
 Page 2 Removed IDT in reference to fabrication
 Page 2 & 5 Removed all of the military information
 Page 2 & 3 Removed date from all of the pin configurations 100-pin TQFP & 108-pin PGA configurations
 Page 2, 3 & 17 The package code PN100-1 and G108-1 changed to PN100 and G108 respectively to
 match standard package codes
 Page 7 Added annotation for footnote 5 to Chip Enable & Chip Disable Parameters in the AC Elec Chars table
 Page 17 Removed overbar for CE1 in figure 3
 Page 19 Added T&R and Green, removed military temp range and updated footnotes for ordering information
06/08/18: Product Discontinuation Notice - PDN# SP-17-02
 Last time buy expires June 15, 2018



CORPORATE HEADQUARTERS

6024 Silver Creek Valley Road
San Jose, CA 95138

for SALES:

800-345-7015 or 408-284-8200
fax: 408-284-2775
www.idt.com

for Tech Support:

408-284-2794
DualPortHelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.