LTC2309

## feATURES

- 12-Bit Resolution
- Low Power: 1.5 mW at 1ksps, $35 \mathrm{\mu W}$ Sleep Mode
- 14ksps Throughput Rate
- Low Noise: SNR = 73.4dB
- Guaranteed No Missing Codes
- Single 5V Supply
- 2-wire I ${ }^{2}$ C Compatible Serial Interface with Nine Addresses Plus One Global for Synchronization
- Fast Conversion Time: 1.3 Hs
- Internal Reference
- Internal 8-Channel Multiplexer
- Internal Conversion Clock
- Unipolar or Bipolar Input Ranges (Software Selectable)
- 24-Pin $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ QFN Package


## APPLICATIONS

- Industrial Process Control
- Motor Control
- Accelerometer Measurements
- Battery-Operated Instruments
- Isolated and/or Remote Data Acquisition
- Power Supply Monitoring

8-Channel, 12-Bit SAR ADC with $I^{2} C$ Interface

## DESCRIPTIOn

The LTC ${ }^{\circledR} 2309$ is a low noise, low power, 8 -channel, 12 -bit successive approximation ADC with an $I^{2} C$ compatible serial interface. This ADC includes an internal reference and a fully differential sample-and-hold circuit to reduce common mode noise. The LTC2309 operates from an internal clock to achieve a fast $1.3 \mu \mathrm{~s}$ conversion time.
The LTC2309 operates from a single 5V supply and draws just $300 \mu \mathrm{~A}$ at a throughput rate of 1 ksps . The ADC enters nap mode when not converting, reducing the power dissipation.
The LTC2309 is available in a small 24 -pin $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ QFN package. The internal 2.5 V reference and 8 -channel multiplexer further reduce PCB board space requirements.

The low power consumption and small size make the LTC2309 ideal for battery-operated and portable applications, while the 2 -wire ${ }^{2}$ C compatible serial interface makes this ADC a good match for space-constrained systems.
$\boldsymbol{\mathcal { C }}$, LT, LTC and LTM are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

## BLOCK DIAGRAM



Integral Nonlinearity vs Output Code


# ABSOLUTE MAXIMUM RATIOGS 

(Notes 1, 2)
Supply Voltage ( $\mathrm{AV}_{\mathrm{DD}}$, $\mathrm{DV}_{\mathrm{DD}}$ )
Analog Input Voltage (Note 3)
$\mathrm{CHO}-\mathrm{CH} 7, \mathrm{COM}, \mathrm{V}_{\mathrm{REF}}$,
REFCOMP ..................(GND - 0.3V) to ( $\left.\mathrm{AV}_{\mathrm{DD}}+0.3 \mathrm{~V}\right)$
Digital Input Voltage (Note 3).................(GND - 0.3V) to
( $\mathrm{DV}_{\mathrm{DD}}+0.3 \mathrm{~V}$ )
Digital Output Voltage .... (GND -0.3 V ) to ( $\mathrm{DV}_{\mathrm{DD}}+0.3 \mathrm{~V}$ )
Power Dissipation ..............................................500mW
Operating Temperature Range
LTC2309C $\qquad$
LTC2309I $\qquad$
Storage Temperature Range. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

## PIn COnfiGURATIOn



## ORDER IOFORMATION

| LEAD FREE FINISH | TAPE AND REEL | PART MARKING* | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
| :--- | :--- | :--- | :--- | :--- |
| LTC2309CUF\#PBF | LTC2309CUF\#TRPBF | 2309 | $24-$ Lead $(4 \mathrm{~mm} \times 4 \mathrm{~mm})$ Plastic QFN | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| LTC2309IUF\#PBF | LTC2309IUF\#TRPBF | 2309 | $24-$ Lead ( $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ ) Plastic QFN | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container. Consult LTC Marketing for information on non-standard lead based finish parts.
For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

CONVERTER AND MULTIPLEXER CHARACTERISTICS The denotes the specifications
which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Notes 4,5 )

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution (No Missing Codes) |  | $\bullet$ | 12 |  |  | Bits |
| Integral Linearity Error | (Note 6) | $\bullet$ |  | $\pm 0.45$ | $\pm 1$ | LSB |
| Differential Linearity Error |  | $\bullet$ |  | $\pm 0.35$ | $\pm 1$ | LSB |
| Bipolar Zero Error | (Note 7) | $\bullet$ |  | $\pm 1$ | $\pm 8$ | LSB |
| Bipolar Zero Error Drift |  |  |  | 0.002 |  | LSB/ ${ }^{\circ} \mathrm{C}$ |
| Bipolar Zero Error Match |  |  |  | $\pm 0.1$ | $\pm 3$ | LSB |
| Unipolar Zero Error | (Note 7) | $\bullet$ |  | $\pm 0.4$ | $\pm 6$ | LSB |
| Unipolar Zero Error Drift |  |  |  | 0.002 |  | LSB/ ${ }^{\circ} \mathrm{C}$ |
| Unipolar Zero Error Match |  |  |  | $\pm 0.2$ | $\pm 1$ | LSB |
| Bipolar Full-Scale Error | External Reference (Note 8) REFCOMP $=4.096 \mathrm{~V}$ | $\bullet$ |  | $\begin{aligned} & \pm 0.5 \\ & \pm 0.4 \end{aligned}$ | $\begin{gathered} \pm 10 \\ \pm 9 \end{gathered}$ | LSB LSB |
| Bipolar Full-Scale Error Drift | External Reference |  |  | 0.05 |  | LSB/ ${ }^{\circ} \mathrm{C}$ |
| Bipolar Full-Scale Error Match |  |  |  | $\pm 0.4$ | $\pm 3$ | LSB |
| Unipolar Full-Scale Error | External Reference (Note 8) REFCOMP $=4.096 \mathrm{~V}$ | $\bullet$ |  | $\begin{aligned} & \pm 0.4 \\ & \pm 0.3 \end{aligned}$ | $\begin{gathered} \pm 10 \\ \pm 6 \end{gathered}$ | LSB |
| Unipolar Full-Scale Error Drift | External Reference |  |  | 0.05 |  | LSB/ ${ }^{\circ} \mathrm{C}$ |
| Unipolar Full-Scale Error Match |  |  |  | $\pm 0.3$ | $\pm 2$ | LSB |

A 1 PLOG InPUT The e denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 4)

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IN }}{ }^{+}$ | Absolute Input Range (CH0 to CH7) | (Note 9) | $\bullet$ | -0.05 |  | AV ${ }_{\text {DD }}$ | V |
| $\mathrm{V}_{\text {IN }}{ }^{-}$ | Absolute Input Range ( CH 0 to $\mathrm{CH} 7, \mathrm{COM}$ ) | Unipolar (Note 9) Bipolar (Note 9) | $\bullet$ | $\begin{aligned} & -0.05 \\ & -0.05 \end{aligned}$ |  | $\begin{gathered} \mathrm{AV}_{\mathrm{DD}} / 2 \\ \mathrm{AV} \end{gathered}$ | V |
| $\mathrm{V}_{\text {IN }}+\mathrm{V}_{\text {IN }}{ }^{-}$ | Input Differential Voltage Range | $\begin{aligned} & \hline V_{\text {IN }}=V_{\text {IN }}+-V_{\text {IN }}^{-} \\ & V_{\text {IN }}=V_{\text {IN }}+-V_{\text {IN }}^{-} \text {(Bipolar) } \\ & \hline \end{aligned}$ | $\bullet$ |  | 0 to REFCOMP $\pm$ REFCOMP/2 |  | V |
| $\underline{1 N}$ | Analog Input Leakage Current |  | $\bullet$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {IN }}$ | Analog Input Capacitance | Sample Mode Hold Mode |  |  | $\begin{gathered} \hline 55 \\ 5 \end{gathered}$ |  | pF pF |
| CMRR | Input Common Mode Rejection Ratio |  |  |  | 70 |  | dB |

DYПAMIC ACCURACY The $\bullet$ denotes the specifications which apply over the full operating temperature range,
otherwise specifications are at $T_{A}=25^{\circ} \mathrm{C}$. $A_{I N}=-1 d B F S$. (Notes 4,10)

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| SINAD | Signal-to-(Noise + Distortion) Ratio | $\mathrm{f}_{\text {IN }}=1 \mathrm{kHz}$ | $\bullet$ | 71 | 73.3 | dB |
| SNR | Signal-to-Noise Ratio | $\mathrm{f}_{\mathrm{IN}}=1 \mathrm{kHz}$ | $\bullet$ | 71 | 73.4 | dB |
| THD | Total Harmonic Distortion | $\mathrm{f}_{\text {IN }}=1 \mathrm{kHz}$ First 5 Harmonics | $\bullet$ | -88 | -77 | dB |
| SFDR | Spurious Free Dynamic Range | $\mathrm{f}_{\text {IN }}=1 \mathrm{kHz}$ | $\bullet$ | 79 | 90 | dB |
|  | Channel-to-Channel Isolation | $\mathrm{f}_{\mathrm{IN}}=1 \mathrm{kHz}$ |  | -109 | dB |  |
|  | Full Linear Bandwidth | (Note 11$)$ |  | 700 | kHz |  |
|  | -3 dB Input Linear Bandwidth |  |  | 25 | MHz |  |
|  | Aperature Delay |  |  | 13 | ns |  |
|  | Transient Response | Full-Scale Step | 240 | ns |  |  |

 operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 4)

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {REF }}$ Output Voltage | $\mathrm{I}_{\text {OUT }}=0$ | $\bullet$ | 2.47 | 2.50 | 2.53 | V |
| $V_{\text {REF }}$ Output Tempco | $\mathrm{I}_{\text {OUT }}=0$ |  |  | $\pm 25$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| $V_{\text {REF }}$ Output Impedance | $-0.1 \mathrm{~mA} \leq \mathrm{I}_{\text {OUT }} \leq 0.1 \mathrm{~mA}$ |  |  | 8 |  | k $\Omega$ |
| $V_{\text {REFCOMP }}$ Output Voltage | $\mathrm{I}_{\text {OUT }}=0$ |  |  | 4.096 |  | V |
| $V_{\text {REF }}$ Line Regulation | $\mathrm{AV}_{\mathrm{DD}}=4.75 \mathrm{~V}$ to 5.25 V |  |  | 0.8 |  | $\mathrm{mV} / \mathrm{V}$ |

## ${ }^{2}$ C IPPUTS APP PICITALOUTPUTS The © denotes the specifications which apply over the full

operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 4)

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | High Level Input Voltage |  | $\bullet$ | $0.7 \mathrm{~V}_{\text {CC }}$ |  |  | V |
| V IL | Low Level Input Voltage |  | $\bullet$ |  |  | $0.3 \mathrm{~V}_{\text {CC }}$ | V |
| $\mathrm{V}_{\text {IHA }}$ | High Level Input Voltage for Address Pins A1, A0 |  | $\bullet$ | $0.95 \mathrm{~V}_{\text {CC }}$ |  |  | V |
| $\mathrm{V}_{\text {ILA }}$ | Low Level Input Voltage for Address Pins A1, A0 |  | $\bullet$ |  |  | $0.05 \mathrm{~V}_{\text {CC }}$ | V |
| RINH | Resistance from A1, A0, to $\mathrm{V}_{\text {cc }}$ to Set Chip Address Bit to 1 |  | $\bullet$ |  |  | 10 | k $\Omega$ |
| $\overline{R_{\text {INL }}}$ | Resistance from A1, A0 to GND to Set Chip Address Bit to 0 |  | $\bullet$ |  |  | 10 | k $\Omega$ |
| $\overline{\mathrm{R}_{\text {INF }}}$ | Resistance from A1, A0 to GND or $\mathrm{V}_{\text {CC }}$ to Set Chip Address Bit to Float |  | $\bullet$ | 2 |  |  | $\mathrm{M} \Omega$ |
| 1 | Digital Input Current |  | $\bullet$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{HYS}}$ | Hysteresis of Schmitt Trigger Inputs | (Note 9) | $\bullet$ | $0.05 \mathrm{~V}_{\text {CC }}$ |  |  | V |
| $\mathrm{V}_{\text {OL }}$ | Low Level Output Voltage (SDA) | $\mathrm{I}=3 \mathrm{~mA}$ | $\bullet$ |  |  | 0.4 | V |
| $\mathrm{t}_{\mathrm{OF}}$ | Output Fall Time $\mathrm{V}_{\text {H }}$ to $\mathrm{VIL}_{\text {ILMAX) }}$ | (Note 12) | $\bullet$ | $20+0.1 C_{B}$ |  | 250 | ns |
| tsp | Input Spike Suppression |  | $\bullet$ |  |  | 50 | ns |
| $\mathrm{C}_{\text {CAX }}$ | External Capacitance Load On Chip Address Pins (A1, A0) for Valid Float |  | $\bullet$ |  |  | 10 | pF |

## POWER REPUIREMERTS <br> The - denotes the specifications which apply over the full operating temperature

range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 4)

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{AV}_{\mathrm{DD}}$ | Analog Supply Voltage |  | $\bullet$ | 4.75 | 5 | 5.25 | V |
| $\mathrm{DV}_{\mathrm{DD}}$ | Digital Supply Voltage |  | $\bullet$ | 4.75 | 5 | 5.25 | V |
| $I_{\text {D }}$ | Supply Current Nap Mode Sleep Mode | 14ksps Sample Rate SLP Bit $=0$, Conversion Done SLP Bit $=1$, Conversion Done | $\begin{aligned} & \bullet \\ & \bullet \\ & \bullet \end{aligned}$ |  | $\begin{gathered} 2.3 \\ 210 \\ 7 \end{gathered}$ | $\begin{gathered} 3 \\ 350 \\ 15 \end{gathered}$ | $m A$ $\mu \mathrm{~A}$ $\mu \mathrm{~A}$ |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation Nap Mode Sleep Mode | 14ksps Sample Rate <br> SLP Bit $=0$, Conversion Done <br> SLP Bit $=1$, Conversion Done |  |  | $\begin{gathered} 11.5 \\ 1.05 \\ 35 \end{gathered}$ | $\begin{gathered} \hline 15 \\ 1.75 \\ 75 \end{gathered}$ | $\begin{aligned} & \mathrm{mW} \\ & \mathrm{~mW} \\ & \mu \mathrm{~W} \end{aligned}$ |

$I^{2} \mathrm{C}$ TIMING CHARACTERISTICS The otenotes ste specilicaions which ppply verer he tul operating
temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 4)

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {SCL }}$ | SCL Clock Frequency |  | $\bullet$ |  |  | 400 | kHz |
| ${ }^{\text {thD(SDA) }}$ | Hold Time (Repeated) Start Condition |  | $\bullet$ | 0.6 |  |  | $\mu \mathrm{S}$ |
| t Low | Low Period of the SCL Pin |  | $\bullet$ | 1.3 |  |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {HIGH }}$ | High Period of the SCL Pin |  | $\bullet$ | 0.6 |  |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {SU(STA) }}$ | Set-Up Time for a Repeated Start Condition |  | $\bullet$ | 0.6 |  |  | $\mu \mathrm{S}$ |
| $\underline{t H D(D A T)}$ | Data Hold Time |  | $\bullet$ | 0 |  | 0.9 | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {SU(DAT) }}$ | Data Set-Up Time |  | $\bullet$ | 100 |  |  | ns |
| $\mathrm{tr}_{r}$ | Rise Time for SDA/SCL Signals | (Note 12) | $\bullet$ | $20+0.1 C_{B}$ |  | 300 | ns |
| $\mathrm{t}_{\text {f }}$ | Fall Time for SDA/SCL Signals | (Note 12) | $\bullet$ | $20+0.1 C_{B}$ |  | 300 | nS |
| $\underline{t_{\text {SU(STO }}}$ | Set-Up Time for Stop Condition |  | $\bullet$ | 0.6 |  |  | $\mu \mathrm{S}$ |
| t ${ }_{\text {buF }}$ | Bus Free Time Between a Stop and Start Condition |  | $\bullet$ | 1.3 |  |  | $\mu \mathrm{S}$ |

## ADC TMIIC CHARACTERSTICS The $\bullet$ denotes the specifications which apply over the full operating <br> temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 4)

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {SMPL }}$ | Throughput Rate (Successive Reads) |  | $\bullet$ |  |  | 14 | ksps |
| $\mathrm{t}_{\text {conv }}$ | Conversion Time | (Note 9) | $\bullet$ |  | 1.3 | 1.8 | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {ACQ }}$ | Acquisition Time | (Note 9) | $\bullet$ |  |  | 240 | ns |
| trefwake | REFCOMP Wake-Up Time (Note 13) | $\mathrm{C}_{\text {REFCOMP }}=10 \mu \mathrm{~F}, \mathrm{C}_{\text {REF }}=2.2 \mu \mathrm{~F}$ |  |  | 200 |  | ms |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.
Note 2: All voltage values are with respect to ground with $\mathrm{AV}_{\mathrm{DD}}$ and $\mathrm{DV} \mathrm{DD}_{\mathrm{D}}$ wired together (unless otherwise noted).
Note 3: When these pin voltages are taken below ground or above $V_{D D}$, they will be clamped by internal diodes. These products can handle input currents greater than 100 mA below ground or above $\mathrm{V}_{\mathrm{DD}}$ without latchup.
Note 4: $A V_{D D}=5 \mathrm{~V}, \mathrm{DV}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{f}_{\mathrm{SMPL}}=14 \mathrm{ksps}$ internal reference unless otherwise noted.
Note 5: Linearity, offset and full-scale specifications apply for a single-ended analog input with respect to COM.
Note 6: Integral nonlinearity is defined as the deviation of a code from a straight line passing through the actual endpoints of the transfer curve. The deviation is measured from the center of the quantization band.

Note 7: Bipolar zero error is the offset voltage measured from -0.5 LSB when the output code flickers between 000000000000 and 11111111 1111. Unipolar zero error is the offset voltage measured from +0.5 LSB when the output code flickers between 000000000000 and 00000000 0001.

Note 8: Full-scale bipolar error is the worst-case of -FS or + FS untrimmed deviation from ideal first and last code transitions and includes the effect of offset error. Unipolar full-scale error is the deviation of the last code transition from ideal and includes the effect of offset error.
Note 9: Guaranteed by design, not subject to test.
Note 10: All specifications in dB are referred to a full-scale $\pm 2.048 \mathrm{~V}$ input with a 2.5 V reference voltage.
Note 11: Full linear bandwidth is defined as the full-scale input frequency at which the SINAD degrades to 60 dB or 10 bits of accuracy.
Note 12: $\mathrm{C}_{\mathrm{B}}=$ capacitance of one bus line in $\mathrm{pF}\left(10 \mathrm{pF} \leq \mathrm{C}_{B} \leq 400 \mathrm{pF}\right)$.
Note 13: REFCOMP wake-up time is the time required for the REFCOMP pin to settle within 0.5 LSB at 12 -bit resolution of its final value after waking up from SLEEP mode.

## TYPICAL PERFORMAOCE CHARACTERISTICS

$\mathrm{T}_{A}=25^{\circ} \mathrm{C}, A V_{D D}=D V_{D D}=5 \mathrm{~V}, \mathrm{f}_{\mathrm{SMPL}}=14 \mathrm{ksps}$, unless otherwise noted.


Supply Current vs Sampling Frequency


3209 G04


## Supply Current vs Temperature

Differential Nonlinearity vs
Output Code


Offset Error vs Temperature


2309 G05

Sleep Current vs Temperature


1kHz Sine Wave 8192 Point FFT Plot


2309 G03

PIn fUnCTIOnS

CH3-CH7 (Pins 1-5): Channel 3 to Channel 7 Analog Inputs. $\mathrm{CH} 3-\mathrm{CH} 7$ can be configured as single-ended or differential input channels. See the Analog Input Multiplexer section.

COM (Pin 6): Common Input. This is the reference point for all single-ended inputs. It must be free of noise and should be connected to ground for unipolar conversions and midway between GND and REFCOMP for bipolar conversions.
$\mathbf{V}_{\text {REF }}$ (Pin 7): 2.5V Reference Output. Bypass to GND with a minimum $2.2 \mu \mathrm{~F}$ tantalum capacitor or low ESR ceramic capacitor. The internal reference may be overdriven by an external 2.5 V reference at this pin.
REFCOMP (Pin 8): Reference Buffer Output. Bypass to GND with a $10 \mu \mathrm{~F}$ tantalum and $0.1 \mu \mathrm{~F}$ ceramic capacitor in parallel. Nominal output voltage is 4.096 V . The internal reference buffer driving this pin is disabled by grounding $\mathrm{V}_{\text {REF }}$, allowing REFCOMP to be overdriven by an external source.
GND (Pins 9-11, Pins 18-20): Ground. All GND pins must be connected to a solid ground plane.
$\mathrm{AV}_{\mathrm{DD}}$ (Pins 12, 13): 5V Analog Supply. The range of $A V_{D D}$ is 4.75 V to 5.25 V . Bypass $\mathrm{AV}_{\mathrm{DD}}$ to $G N D$ with a $0.1 \mu \mathrm{~F}$ ceramic and a $10 \mu \mathrm{~F}$ tantalum capacitor in parallel.

ADO (Pin 14): Chip Address Control Pin. This pin is configured as a three-state (Low, High, Floating) address control bit for the device $\mathrm{I}^{2} \mathrm{C}$ address. See Table 2 for address selection.

AD1 (Pin 15): Chip Address Control Pin. This pin is configured as a three-state (Low, High, Floating) address control bit for the device $\mathrm{I}^{2} \mathrm{C}$ address. See Table 2 for address selection.

SCL (Pin 16): Serial Clock Pin of the $I^{2} \mathrm{C}$ Interface. The LTC2309 can only act as a slave and the SCL pin only accepts an external serial clock. Data is shifted into the SDA pin on the rising edges of the SCL clock and output through the SDA pin on the falling edges of the SCL clock.
SDA (Pin 17): Bidirectional Serial Data Line of the ${ }^{2} \mathrm{C}$ Interface. In transmitter mode (Read), the conversion result is output at the SDA pin, while in receiver mode (Write), the $D_{\text {IN }}$ word is input at the SDA pin to configure the ADC. The pin is high impedance during the data input mode and is an open-drain output (requires an appropriate pull-up device to $\mathrm{V}_{\mathrm{CC}}$ ) during the data output mode.
$D V_{D D}$ (Pin 21): 5V Digital Supply. The range of $D V_{D D}$ is 4.75 V to 5.25 V . Bypass $\mathrm{DV}_{\mathrm{DD}}$ to $G N D$ with a $0.1 \mu \mathrm{~F}$ ceramic and a $10 \mu \mathrm{~F}$ tantalum capacitor in parallel.
CHO-CH2 (Pins 22-24): Channel 0 to Channel 2 Analog Inputs. $\mathrm{CH} 0-\mathrm{CH} 2$ can be configured as single-ended or differential input channels. See the Analog Input Multiplexer section.
GND (Pin 25): Exposed Pad Ground. Must be soldered directly to ground plane.

## fUnCTIONAL BLOCK DIAGRAM



## TIMING DIAGRAM

Definition of Timing for Fast/Standard Mode Devices on the $I^{2} \mathrm{C}$ Bus


## APPLICATIONS InFORMATION

## Overview

The LTC2309 is a low noise, 8-channel, 12-bit successive approximation register (SAR)A/D converter with an $I^{2} \mathrm{C}$ compatible serial interface. The LTC2309 includes a precision internal reference and a configurable 8-channel analog input multiplexer (MUX). The ADC may be configured to accept single-ended or differential signals and can operate in either unipolar or bipolar mode. A sleep mode option is also provided to further reduce power during inactive periods.
The LTC2309 communicates through a 2 -wire $I^{2} \mathrm{C}$ compatible serial interface. Conversions are initiated by signaling a Stop condition after the part has been successfully addressed for a read/write operation. The device will not acknowledge (NAK) an external request until the conversion is finished. After a conversion is finished, the device is ready to accept a read/write request. Once the LTC2309 is addressed for a read operation, the device begins outputting the conversion result under the control of the serial clock (SCL). There is no latency in the conversion result. There are 12 bits of output data followed by 4 trailing zeros. Data is updated on the falling edges of SCL, allowing the user to reliably latch data on the rising edge of SCL. A write operation may follow the read operation by using a Repeat Start or a Stop condition may be given to start a new conversion. By selecting a write operation, the ADC can be programmed with a 6 -bit $D_{\text {IN }}$ word. The $\mathrm{D}_{\text {IN }}$ word configures the MUX and programs various modes of operation of the ADC.
During a conversion, the internal 12-bit capacitive charge redistribution DAC output is sequenced through a successive approximation algorithm by the SAR starting from the most significant bit (MSB) to the least significant bit (LSB). The sampled input is successively compared with binary weighted charges supplied by the capacitive DAC using a differential comparator. At the end of a conversion, the DAC output balances the analog input. The SAR contents (a 12-bit data word) that represent the sampled analog input are loaded into 12 output latches that allow the data to be shifted out via the ${ }^{2} \mathrm{C}$ interface.

## Programming the LTC2309

The various modes of operation of the LTC2309 are programmed by a 6-bit $\mathrm{D}_{\text {IN }}$ word. The SDI input data bits are loaded on the rising edge of SCL during a write operation, with the S/D bit loaded on the first rising edge and the SLP bit on the sixth rising edge (see Figure 8b in the $I^{2} \mathrm{C}$ Interface section). The input data word is defined as follows:

| S/D | O/S | S1 | SO | UNI | SLP |
| :--- | :--- | :--- | :--- | :--- | :--- |

S/D = SINGLE-ENDED/DIFFERENTIAL BIT
O/S = ODD/SIGN BIT
S1 = CHANNEL SELECT BIT 1
SO = CHANNEL SELECT BIT 0
UNI = UNIPOLAR/BIPOLAR BIT
SLP = SLEEP MODE BIT

## Analog Input Multiplexer

The analog input MUX is programmed by the $\mathrm{S} / \mathrm{D}$, $0 / S, S 1$ and $S 0$ bits of the $D_{\text {IN }}$ word. Table 1 lists the MUX configurations for all combinations of the configuration bits. Figure 1a shows several possible MUX configurations and Figure 1b shows how the MUX can be reconfigured from one conversion to the next.

## Driving the Analog Inputs

The analog inputs of the LTC2309 are easy to drive. Each of the analog inputs can be used as a single-ended input relative to the COM pin (CH0-COM, CH1-COM, etc.) or in differential input pairs ( CH 0 and $\mathrm{CH} 1, \mathrm{CH} 2$ and $\mathrm{CH} 3, \mathrm{CH} 4$ and $\mathrm{CH} 5, \mathrm{CH} 6$ and CH 7 ). Figure 2 shows how to drive COM for single-ended inputs in unipolar and bipolar modes. Regardless of the MUX configuration, the " + " and " - " inputs are sampled at the same instant. Any unwanted signal that is common to both inputs will be reduced by the common mode rejection of the sample-and-hold circuit. The inputs draw only one small current spike while charging the sample-andhold capacitors during the acquire mode. In conversion

## APPLICATIONS INFORMATION




Combinations of Differential and Single-Ended


Figure 1a. Example of MUX Configurations

Table 1. Channel Configuration

| $\mathbf{S / D}$ | $\mathbf{0} \mathbf{S}$ | $\mathbf{S 1}$ | $\mathbf{S O}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{3}$ | $\mathbf{4}$ | $\mathbf{5}$ | $\mathbf{6}$ | $\mathbf{7}$ | COM |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | + | - |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 1 |  |  | + | - |  |  |  |  |  |
| 0 | 0 | 1 | 0 |  |  |  |  | + | - |  |  |  |
| 0 | 0 | 1 | 1 |  |  |  |  |  |  | + | - |  |
| 0 | 1 | 0 | 0 | - | + |  |  |  |  |  |  |  |
| 0 | 1 | 0 | 1 |  |  | - | + |  |  |  |  |  |
| 0 | 1 | 1 | 0 |  |  |  |  | - | + |  |  |  |
| 0 | 1 | 1 | 1 |  |  |  |  |  |  | - | + |  |
| 1 | 0 | 0 | 0 | + |  |  |  |  |  |  |  | - |
| 1 | 0 | 0 | 1 |  |  | + |  |  |  |  |  | - |
| 1 | 0 | 1 | 0 |  |  |  |  | + |  |  |  | - |
| 1 | 0 | 1 | 1 |  |  |  |  |  |  | + |  | - |
| 1 | 1 | 0 | 0 |  | + |  |  |  |  |  |  | - |
| 1 | 1 | 0 | 1 |  |  |  | + |  |  |  |  | - |
| 1 | 1 | 1 | 0 |  |  |  |  |  | + |  |  | - |
| 1 | 1 | 1 | 1 |  |  |  |  |  |  |  | + | - |



Figure 1b. Changing the MUX Assignments "On the Fly"


Figure 2. Driving COM in Unipolar and Bipolar Modes
mode, the analog inputs draw only a small leakage current. If the source impedance of the driving circuit is low, the ADC inputs can be driven directly. Otherwise, more acquisition time should be allowed for a source with higher impedance.

## Input Filtering

The noise and distortion of the input amplifier and other circuitry must be considered since they will add to the ADC noise and distortion. Therefore, noisy input circuitry should be filtered prior to the analog inputs to minimize noise. A simple 1-pole RC filter is sufficient for many applications.
The analog inputs of the LTC2309 can be modeled as a 55 pF capacitor $\left(\mathrm{C}_{\mathrm{IN}}\right)$ in series with a $100 \Omega$ resistor $\left(R_{\text {ON }}\right)$ as shown in Figure 3a. $\mathrm{C}_{\text {IN }}$ gets switched to the selected input once during each conversion. Large filter RC time constants will slow the settling of the inputs. It is important that the overall RC time constants be short enough to allow the analog inputs to completely settle to 12-bit resolution within the acquisition time ( $t_{A C Q}$ ) if $D C$ accuracy is important.

## APPLICATIONS INFORMATION

When using a filter with a large $\mathrm{C}_{\text {FILTER }}$ value (e.g. $1 \mu \mathrm{~F}$ ), the inputs do not completely settle and the capacitive input switching currents are averaged into a net DC current ( $I_{D C}$ ). In this case, the analog input can be modeled by an equivalent resistance $\left(\mathrm{R}_{\mathrm{EQ}}=1 /\left(\mathrm{f}_{S M P L} \bullet \mathrm{C}_{\text {IN }}\right)\right)$ in series with an ideal voltage source ( $\mathrm{V}_{\text {REFCOMP }} / 2$ ) as shown in Figure 3b. The magnitude of the DC current is then approximately $I_{D C}=\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\mathrm{REFCOMP}} / 2\right) / \mathrm{R}_{\mathrm{EQ}}$, which is roughly proportional to $\mathrm{V}_{\mathrm{IN}}$. To prevent large DC drops across the resistor R RILTER, a filter with a small resistor and large capacitor should be chosen. When running at the maximum throughput rate of 14 ksps , the input current equals $1.5 \mu \mathrm{~A}$ at $\mathrm{V}_{\mathrm{IN}}=4.096 \mathrm{~V}$, which amounts to a full-scale error of 0.5LSB when using a filter resistor ( $\mathrm{R}_{\text {FILTER }}$ ) of $333 \Omega$. Applications requiring lower sample rates can tolerate a larger filter resistor for the same amount of full-scale error.


Figure 3a. Analog Input Equivalent Circuit


Figure 3b. Analog Input Equivalent Circuit for Large Filter Capacitances

Figures 4a and 4b show examples of input filtering for single-ended and differential inputs. For the singleended case in Figure 4a, a $50 \Omega$ source resistor and a 2000pF capacitor to ground on the input will limit the input bandwidth to 1.6MHz. High quality capacitors and resistors should be used in the RC filter since these components can add distortion. NPO and silver mica type dielectric capacitors have excellent linearity. Carbon surface mount resistors can generate distortion from


Figure 4a. Optional RC Input Filtering for Single-Ended Input


Figure 4b. Optional RC Input Filtering for Differential Inputs
self heating and from damage that may occur during soldering. Metal film surface mount resistors are much less susceptible to both problems.

## Dynamic Performance

Fast Fourier Transform (FFT) test techniques are used to test the ADC's frequency response, distortion and noise at the rated throughput. By applying a low distortion sine wave and analyzing the digital output using an FFT algorithm, the ADC's spectral content can be examined for frequencies outside the fundamental.

## Signal-to-Noise and Distortion Ratio (SINAD)

The signal-to-noise and distortion ratio (SINAD) is the ratio between the RMS amplitude of the fundamental input frequency to the RMS amplitude of all other frequency components at the $A / D$ output. The output is band-limited to frequencies from above DC and below half the sampling frequency. Figure 5 shows a typical SINAD of 73.3 dB with a 14 kHz sampling rate and a 1 kHz input. An SNR of 73.4 dB can be achieved with the LTC2309.

## APPLICATIONS InFORMATION



2309 G03
Figure 5. 1kHz Sine Wave 8192 Point FFT Plot

## Total Harmonic Distortion (THD)

Total harmonic distortion (THD) is the ratio of the RMS sum of all harmonics of the input signal to the fundamental itself. The out-of-band harmonics alias into the frequency band between DC and half the sampling frequency (fsmpL/2). THD is expressed as:

$$
T H D=20 \log \frac{\sqrt{V_{2}^{2}+V_{3}^{2}+V_{4}^{2} \ldots+V_{N}^{2}}}{V_{1}}
$$

where $\mathrm{V}_{1}$ is the RMS amplitude of the fundamental frequency and $\mathrm{V}_{2}$ through $\mathrm{V}_{\mathrm{N}}$ are the amplitudes of the second through Nth harmonics.

## Internal Reference

The LTC2309 has an on-chip, temperature compensated bandgap reference that is factory trimmed to 2.5V (Refer to Figure 6a). It is internally connected to a reference amplifier and is available at $\mathrm{V}_{\text {REF }}$. $\mathrm{V}_{\text {REF }}$ should be bypassed to GND with a $2.2 \mu \mathrm{~F}$ tantalum capacitor to minimize noise. An 8 k resistor is in series with the output so that it can be easily overdriven by an external reference if more accuracy and/or lower drift are required as shown in Figure 6b. The reference amplifier gains the $V_{\text {REF }}$ voltage by 1.638 to 4.096 V at REFCOMP. To compensate the reference amplifier, bypass REFCOMP with a $10 \mu \mathrm{~F}$ ceramic or tantalum capacitor in parallel with a $0.1 \mu \mathrm{~F}$ ceramic capacitor for best noise performance.


Figure 6a. LTC2309 Reference Circuit


Figure 6b. Using the LT ${ }^{\oplus} 1790 \mathrm{~A}-2.5$ as an External Reference

## Internal Conversion Clock

The internal conversion clock is factory trimmed to achieve a typical conversion time (tconv) of $1.3 \mu \mathrm{~s}$ and a maximum conversion time of $1.8 \mu \mathrm{~s}$ over the full operating temperature range.

## $I^{2}$ C Interface

The LTC2309 communicates through an $I^{2} \mathrm{C}$ interface. The $I^{2} \mathrm{C}$ interface is a 2 -wire open-drain interface supporting multiple devices and multiple masters on a single bus. The connected devices can only pull the serial data line (SDA) low and can never drive it high. SDA is required to be externally connected to the supply through a pull-up resistor. When the data line is not being driven low, it is high. Data on the $I^{2} \mathrm{C}$ bus can be transferred at rates up to 100kbits/s in the standard mode and up to 400kbits/s in the fast mode.

## APPLICATIONS INFORMATION

Each device on the $\mathrm{I}^{2} \mathrm{C}$ bus is recognized by a unique address stored in the device and can only operate either as a transmitter or receiver, depending on the function of the device. A device can also be considered as a master or a slave when performing data transfers. A master is the device which initiates a data transfer on the bus and generates the clock signals to permit the transfer. Devices addressed by the master are considered slaves.

The LTC2309 can only be addressed as a slave (see Table 2). Once addressed, it can receive configuration bits ( $\mathrm{D}_{\text {IN }}$ word) or transmitthe last conversion result. The serial clock line (SCL) is always an input to the LTC2309 and the serial data line (SDA) is bidirectional. The device supports the standard mode and the fast mode for data transfer speeds up to 400kbits/s (see Timing Diagram section for definition of the $I^{2} \mathrm{C}$ timing).

## The Start and Stop Conditions

Referring to Figure 7, a Start (S) condition is generated by transitioning SDA from high to low while SCL is high. The bus is considered to be busy after the Start condition. When the data transfer is finished, a Stop $(P)$ condition is generated by transitioning SDA from Iow to high while SCL is high. The bus is free after a Stop condition is generated. Start and Stop conditions are always generated by the master.
When the bus is in use, it stays busy if a Repeated Start (Sr) is generated instead of a Stop condition. The Repeated Start timing is functionally identical to the Start and is used for writing and reading from the device before the initiation of a new conversion.


Figure 7. Timing Diagrams of Start and Stop Conditions

## Data Transferring

After the Start condition, the $I^{2} \mathrm{C}$ bus is busy and data transfer can begin between the master and the addressed slave. Data is transferred over the bus in groups of nine bits, one byte followed by one acknowledge (ACK) bit. The master releases the SDA line during the ninth SCL clock cycle. The slave device can issue an ACK by pulling SDA low or issue a Not Acknowledge (NAK) by leaving the SDA line high impedance (the external pull-up resistor will hold the line high). Change of data only occurs while the SCL line is low.

## Data Format

After a Start condition, the master sends a 7-bit address followed by a read/write ( $R / \bar{W}$ ) bit. The $R / \bar{W}$ bit is 1 for a read request and 0 for a write request. If the 7-bit address matches one of the LTC2309's 9 pin-selectable addresses, the ADC is selected. When the ADC is addressed during a conversion, it will not acknowledge $R / \bar{W}$ requests and will issue a NAK by leaving the SDA line high. If the conversion is complete, the LTC2309 issues an ACK by pulling the SDA line low. The LTC2309 has two registers. The 12-bit wide output register contains the last conversion result. The 6-bit wide input register configures the input MUX and the operating mode of the ADC.

## Output Data Format

The output register contains the last conversion result. After each conversion is completed, the device automatically enters either nap or sleep mode depending on the setting of the SLP bit (see Nap Mode and Sleep Mode sections). When the LTC2309 is addressed for a read operation, it acknowledges by pulling SDA low and acts as a transmitter. The master/receiver can read up to two bytes from the LTC2309. After a complete read operation of 2 bytes, a Stop condition is needed to initiate a new conversion. The device will NAK subsequent read operations while a conversion is being performed.

## APPLICATIONS InFORMATION

The data output stream is 16 bits long and is shifted out on the falling edges of SCL (see Figure 8a). The first bit is the MSB and the 12th bit is the LSB of the conversion result. The remaining four bits are zero. Figures 14 and 15 are the transfer characteristics for the bipolar and unipolar modes. Data is output on the SDA line in 2's complement format for bipolar readings or in straight binary for unipolar readings.

## Input Data Format

When the LTC2309 is addressed for a write operation, it acknowledges by pulling SDA low during the low period before the 9th cycle and acts as a receiver. The master/transmitter can then send 1 byte to program the device. The input byte consists of the 6 -bit $D_{\text {IN }}$ word followed by two bits that are ignored by the ADC and are considered don't cares (X) (see Figure 8b). The input bits are latched on the rising edge of SCL during the write operation.


Figure 8a. Timing Diagram for Reading from the LTC2309


Figure 8b. Timing Diagram for Writing to the LTC2309

## APPLICATIONS INFORMATION

After power-up, the ADC initiates an internal reset cycle which sets the $D_{\text {IN }}$ word to all $0 s(S / D=0 / S=$ S0 = S1 = UNI = SLP = 0). A write operation may be performed if the default state of the ADC's configuration is not desired. Otherwise, the ADC must be properly addressed and followed by a Stop condition to initiate a conversion.

## Initiating a New Conversion

The LTC2309 awakens from either nap or sleep when properly addressed for a read/write operation. A Stop command may then be issued after performing the read/write operation to trigger a new conversion.

Issuing a Stop command after the 8th SCL clock pulse of the address frame and before the completion of a read/write operation will also initiate new conversion, but the output result may not be valid due to lack of adequate acquisition time (see Acquisition section).

## LTC2309 Address

The LTC2309 has two address pins (AD0 and AD1) that may be tied high, low, or left floating to enable one of 9 possible addresses (see Table 2).
In addition to the configurable addresses listed in Table 2, the LTC2309 also contains a global address (1110111) which may be used for synchronizing multiple LTC2309s or other I ${ }^{2}$ C LTC230X SAR ADCs (see Synchronizing Multiple LTC2309s with Global Address Call section).

Table 2. Address Assignment

| AD1 | ADO | ADDRESS |
| :---: | :---: | :---: |
| LOW | LOW | 0001000 |
| LOW | FLOAT | 0001001 |
| LOW | HIGH | 0001010 |
| FLOAT | HIGH | 0001011 |
| FLOAT | FLOAT | 0011000 |
| FLOAT | LOW | 0011001 |
| HIGH | LOW | 0011010 |
| HIGH | FLOAT | 0011011 |
| HIGH | HIGH | 0101000 |

## Continuous Read

In applications where the same input channel is sampled each cycle, conversions can be continuously performed and read without a write cycle (see Figure 9). The $D_{I N}$ word remains unchanged from the last value written into the device. If the device has not been written to since power-up, the $D_{\text {IN }}$ word defaults to all $0 s(S / D=$ $0 / S=S 0=S 1=U N I=S L P=0$ ). At the end of a read operation, a Stop condition may be given to start a new conversion. At the conclusion of the conversion cycle, the next result may be read using the method described above. If the conversion cycle is not concluded and a valid address selects the device, the LTC2309 generates a NAK signal indicating the conversion cycle is in progress.


Figure 9. Consecutive Reading with the Same Configuration

## APPLICATIONS InFORMATION

Continuous Read/Write

Once the conversion cycle is complete, the LTC2309 can be written to and then read from using the Repeated Start ( Sr ) command. Figure 10 shows a cycle which begins with a data Write, a repeated Start, followed by a Read and concluded with a Stop command. The following conversion begins after all 16 bits are read out of the device or after a Stop command. The following conversion will be performed using the newly programmed data.

## Synchronizing Multiple LTC2309s with a Global Address Call

In applications where several LTC2309s or other I ${ }^{2}$ C SAR ADCs from Linear Technology Corporation are used on
the same $I^{2} \mathrm{C}$ bus, all converters can be synchronized through the use of a global address call. Prior to issuing the global address call, all converters must have completed a conversion cycle. The master then issues a Start, followed by the global address 1110111, and a write request. All converters will be selected and acknowledge the request. The master then sends a write byte (optional) followed by the Stop command. This will update the channel selection (optional) and simultaneously initiate a conversion for all ADCs on the bus (see Figure 11). In order to synchronize multiple converters without changing the channel, a Stop command may be issued after acknowledgement of the global write command. Global read commands are not allowed and the converters will NAK a global read request.


Figure 10. Write, Read, Start Conversion


Figure 11. Syncrhonous Multiple LTC2309s with a Global Address Call

## APPLICATIONS InFORMATION

## Nap Mode

The ADC enters nap mode after a conversion is complete ( $\mathrm{t}_{\mathrm{CONV}}$ ) if the SLP bit is set to a logic 0 . The supply current decreases to $210 \mu \mathrm{~A}$ in nap mode between conversions, thereby reducing the average power dissipation as the sample rate decreases. For example, the LTC2309 draws an average of $300 \mu \mathrm{~A}$ at a 1 ksps sampling rate. The LTC2309 keeps only the reference ( $\mathrm{V}_{\text {REF }}$ ) and reference buffer (REFCOMP) circuitry active when in nap mode.

## Sleep Mode

The ADC enters sleep mode after a conversion is complete ( $\mathrm{t}_{\mathrm{CONV}}$ ) if the SLP bit is set to a logic 1. The ADC draws only $7 \mu \mathrm{~A}$ in sleep mode, provided that none of the digital inputs are switching. When the LTC2309 is properly addressed, the ADC is released from sleep mode and requires 200ms (trefwake) to wake up and charge the respective $2.2 \mu \mathrm{~F}$ and $10 \mu \mathrm{~F}$ bypass capacitors on the
$V_{\text {REF }}$ and REFCOMP pins. A new conversion should not be initiated before this time as shown in Figure 12.

## Acquisition

The LTC2309 begins acquiring the input signal at different instances depending on whether a read or write operation is being performed. If a read operation is being performed, acquisition of the input signal begins on the rising edge of the 9th clock pulse following the address frame as shown in Figure 13a.
If a write operation is being performed, acquisition of the input signal begins on the falling edge of the sixth clock cycle after the $D_{\text {IN }}$ word has been shifted in as shown in Figure 13b. The LTC2309 will acquire the signal from the input channel that was most recently programmed by the $D_{\text {IN }}$ word. A minimum of 240 ns is required to acquire the input signal before initiating a new conversion.


Figure 12. Exiting Sleep Mode and Starting a New Conversion


Figure 13a. Timing Diagram Showing Acquisition During a Read Operation


Figure 13b. Timing Diagram Showing Acquisition During a Write Operation

## APPLICATIONS InFORMATION



Figure 14. Bipolar Transfer Characteristics (2's Complement)

## Board Layout and Bypassing

To obtain the best performance, a printed circuit board with a solid ground plane is required. Layout for the printed board should ensure digital and analog signal lines are separated as much as possible. Care should be taken not to run any digital signals alongside an analog signal. All analog inputs should be shielded by GND. V REF, REFCOMP


Figure 15. Unipolar Transfer Characteristics (Straight Binary)
and $A V_{D D}$ should be bypassed to the ground plane as close to the pin as possible. Maintaining a low impedance path for the common return of these bypass capacitors is essential to the low noise operation of the ADC. These traces should be as wide as possible. See Figure 16 for a suggested layout.


Figure 16. Suggested Layout

## PACKAGE DESCRIPTION

UF Package
24-Lead Plastic QFN ( $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ )
(Reference LTC DWG \# 05-08-1697)


RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS


NOTE:

1. DRAWING PROPOSED TO BE MADE A JEDEC PACKAGE OUTLINE MO-220 VARIATION (WGGD-X)—TO BE APPROVED
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE

MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15 mm ON ANY SIDE, IF PRESENT
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION

ON THE TOP AND BOTTOM OF PACKAGE

## TYPICAL APPLICATION

## Driving the LTC2309 with $\pm 10 \mathrm{~V}$ Input Signals Using a Precision Attenuator



## RELATGD PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| LTC1417 | 14-Bit, 400ksps Serial ADC | 20 mW , Unipolar or Bipolar, Internal Reference, SSOP-16 Package |
| LTC1468/LTC1469 | Single/Dual 90MHz, 22V/us, 16-bit Accurate Op Amps | Low Input Offset: $75 \mu \mathrm{~V} / 125 \mu \mathrm{~V}$ |
| LTC1609 | 16-Bit, 200ksps Serial ADC | 65mW, Configurable Bipolar and Unipolar Input Ranges, 5V Supply |
| LTC1790 | Micropower Low Dropout Reference | $60 \mu \mathrm{~A}$ Supply Current, $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$, SOT-23 Package |
| LTC1850/LTC1851 | 10-Bit/12-Bit, 8-channel, 1.25Msps ADCs | Parallel Output, Programmable MUX and Sequencer, 5V Supply |
| LTC1852/LTC1853 | 10-Bit/12-Bit, 8-channel, 400ksps ADCs | Parallel Output, Programmable MUX and Sequencer, 3V or 5V Supply |
| LTC1860/LTC1861 | 12-Bit, 1-/2-Channel 250ksps ADCs in MSOP | $850 \mu \mathrm{~A}$ at $250 \mathrm{ksps}, 2 \mu \mathrm{~A}$ at $1 \mathrm{ksps}, \mathrm{SO}-8$ and MSOP packages |
| LTC1860L/LTC1861L | 3V, 12-bit, 1-/2-Channel 150ksps ADCs | $450 \mu \mathrm{~A}$ at $150 \mathrm{ksps}, 10 \mu \mathrm{~A}$ at 1 $\mathrm{ksps}, \mathrm{SO}-8$ and MSOP packages |
| LTC1863/LTC1867 | 12-/16-Bit, 8-Channel 200ksps ADCs | 6.5mW, Unipolar or Bipolar, Internal Reference, SSOP-16 Package |
| LTC1863L/LTC1867L | 3V, 12-/16-bit, 8-Channel 175ksps ADCs | 2 mW , Unipolar or Bipolar, Internal Reference, SSOP-16 Package |
| LTC1864/LTC1865 | 16-Bit, 1-/2-Channel 250ksps ADCs in MSOP | $850 \mu \mathrm{~A}$ at $250 \mathrm{ksps}, 2 \mu \mathrm{~A}$ at $1 \mathrm{ksps}, \mathrm{SO}-8$ and MSOP Packages |
| LTC1864L/LTC1865L | 3V, 16-Bit, 1-/2-Channel 150ksps ADCs in MSOP | $450 \mu \mathrm{~A}$ at $150 \mathrm{ksps}, 10 \mu \mathrm{~A}$ at 1 $\mathrm{ksps}, \mathrm{SO}-8$ and MSOP Packages |
| LTC2302/LTC2306 | 12-Bit, 1-/2-Channel 500 ksps SPI ADCs in $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN | 14 mW at 500ksps, Single 5V Supply, Software Compatible with LTC2308 |
| LTC2308 | 12-Bit, 8-Channel 500ksps SPI ADC | 5V, Internal Reference, $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ QFN Package, Software Compatible with LTC2302/LTC2306 |
| LTC2453 | Easy-to-Use, Ultra-Tiny 16-bit I ${ }^{2} \mathrm{C}$ Delta Sigma ADC | 2LSB INL, 50nA Sleep Current, 60Hz Output Rate, 3mm $\times 2 \mathrm{~mm}$ DFN Package |
| LTC2487/LTC2489/ <br> LTC2493 | 2-/4-Channel Easy Drive ${ }^{2} \mathrm{C}$ Delta Sigma ADCs | $16-/ 24-$ Bits, PGA and Temperature Sensor, 15 Hz Output Rate, $4 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN Packages |
| $\begin{aligned} & \text { LTC2495/LTC2497/ } \\ & \text { LTC2499 } \end{aligned}$ | 8-/16-Channel Easy Drive $\mathrm{I}^{2} \mathrm{C}$ Delta Sigma ADCs | $16-/ 24-$ Bits, PGA and Temperature Sensor, 15 Hz Output Rate, $5 \mathrm{~mm} \times 7 \mathrm{~mm}$ QFN Packages |

