

54LS181/DM74LS181 4-Bit Arithmetic Logic Unit


General Description

The 'LS181 is a 4-bit Arithmetic Logic Unit (ALU) which can perform all the possible 16 logic operations on two variables and a variety of arithmetic operations.

Features

- Provides 16 arithmetic operations: add, subtract, compare, double, plus twelve other arithmetic operations
- Provides all 16 logic operations of two variables: exclusive-OR, compare, AND, NAND, OR, NOR, plus ten other logic operations
- Full lookahead for high speed arithmetic operation on long words

Connection Diagram



TL/F/9821-1

Order Number 54LS181DMQB, 54LS181FMQB or DM74LS181N
See NS Package Number J24A, N24A or W24C

Pin Names	Description
$\bar{A}0-\bar{A}3$	Operand Inputs (Active LOW)
$\bar{B}0-\bar{B}3$	Operand Inputs (Active LOW)
$S0-S3$	Function Select Inputs
M	Mode Control Input
C_n	Carry Input
$\bar{F}0-\bar{F}3$	Function Outputs (Active LOW)
$A = B$	Comparator Output
$\bar{G}$	Carry Generate Output (Active LOW)
$\bar{P}$	Carry Propagate Output (Active LOW)
C_{n+4}	Carry Output

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	
54LS	−55°C to +125°C
DM74LS	0°C to +70°C
Storage Temperature Range	−65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	54LS181			DM74LS181			Units
		Min	Nom	Max	Min	Nom	Max	
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	V
I _{OH}	High Level Output Current			−0.4			−0.4	mA
I _{OL}	Low Level Output Current			4			8	mA
T _A	Free Air Operating Temperature	−55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
V _I	Input Clamp Voltage	V _{CC} = Min, I _I = −18 mA			−1.5	V
V _{OH}	High Level Output Voltage	V _{CC} = Min, I _{OH} = Max, V _{IL} = Max	54LS	2.5		V
			DM74	2.7		
V _{OL}	Low Level Output Voltage	V _{CC} = Min, I _{OL} = Max, V _{IH} = Min	54LS		0.4	V
			DM74	0.35	0.5	
		I _{OL} = 4 mA, V _{CC} = Min	DM74	0.25	0.4	
I _I	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 10V	M input A _n , B _n S _n C _n		0.1 0.3 0.4 0.5	mA
I _{IH}	High Level Input Current	V _{CC} = Max, V _I = 2.7V	A _n , B _n S _n C _n		20 60 80 100	μA
I _{IL}	Low Level Input Current	V _{CC} = Max, V _I = 0.4V	A _n , B _n S _n C _n		−0.4 −1.2 −1.6 −2.0	mA
I _{OS}	Short Circuit Output Current	V _{CC} = Max (Note 2)	54LS	−20	−100	mA
			DM74	−20	−100	
I _{CC}	Supply Current	V _{CC} = Max, B _n , C _n = GND S _n , M, A _n = 4.5V	54LS		35	mA
			DM74		37	

Note 1: All typicals are at V_{CC} = 5V, T_A = 25°C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics $V_{CC} = +5.0V$, $T_A = +25^\circ C$ (See Section 1 for waveforms and load configurations)

Symbol	Parameter	Conditions	54LS/DM74LS		Units
			$C_L = 15 \text{ pF}$		
			Min	Max	
t_{PLH} t_{PHL}	Propagation Delay C_n to C_{n+4}	$M = \text{GND}$		27 20	ns
t_{PLH} t_{PHL}	Propagation Delay C_n to $\overline{F}$	$M = \text{GND}$		26 20	ns
t_{PLH} t_{PHL}	Propagation Delay $\overline{A}$ or $\overline{B}$ to $\overline{G}$ (Sum)	$M, S_1, S_2 = \text{GND};$ $S_1, S_3 = 4.5\text{V}$		29 23	ns
t_{PLH} t_{PHL}	Propagation Delay $\overline{A}$ or $\overline{B}$ to $\overline{G}$ (Diff)	$M, S_0, S_3 = \text{GND};$ $S_1, S_2 = 4.5\text{V}$		32 26	ns
t_{PLH} t_{PHL}	Propagation Delay $\overline{A}$ or $\overline{B}$ to $\overline{P}$ (Sum)	$M, S_1, S_2 = \text{GND};$ $S_0, S_3 = 4.5\text{V}$		30 30	ns
t_{PLH} t_{PHL}	Propagation Delay $\overline{A}$ or $\overline{B}$ to $\overline{P}$ (Diff)	$M, S_0, S_3 = \text{GND};$ $S_1, S_2 = 4.5\text{V}$		30 33	ns
t_{PLH} t_{PHL}	Propagation Delay $\overline{A}_i$ or $\overline{B}_i$ to $\overline{F}_i$ (Sum)	$M, S_1, S_2 = \text{GND};$ $S_0, S_3 = 4.5\text{V}$		32 25	ns
t_{PLH} t_{PHL}	Propagation Delay $\overline{A}_i$ or $\overline{B}_i$ to $\overline{F}_i$ (Diff)	$M, S_0, S_3 = \text{GND};$ $S_1, S_2 = 4.5\text{V}$		32 33	ns
t_{PLH} t_{PHL}	Propagation Delay $\overline{A}$ or $\overline{B}$ to $\overline{F}$ (Logic)	$M = 4.5\text{V}$		33 29	ns
t_{PLH} t_{PHL}	Propagation Delay $\overline{A}$ or $\overline{B}$ to C_{n+4} (Sum)	$M, S_1, S_2 = \text{GND};$ $S_0, S_3 = 4.5\text{V}$		38 38	ns
t_{PLH} t_{PHL}	Propagation Delay $\overline{A}$ or $\overline{B}$ to C_{n+4} (Diff)	$M, S_0, S_3 = \text{GND};$ $S_1, S_2 = 4.5\text{V}$		41 41	ns
t_{PLH} t_{PHL}	Propagation Delay $\overline{A}$ or $\overline{B}$ to $A = B$	$M, S_0, S_3 = \text{GND};$ $S_1, S_2 = 4.5\text{V};$ $R_L = 2 \text{ k}\Omega \text{ to } 5.0\text{V}$		50 62	ns

Sum Mode Test Table I**Function Inputs** $S_0 = S_3 = 4.5V, S_1 = S_2 = M = 0V$

Symbol	Input Under Test	Other Input Same Bit		Other Data Inputs		Output Under Test
		Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	
t_{PLH} t_{PHL}	$\bar{A}_i$	$\bar{B}_i$	None	Remaining $\bar{A}$ and $\bar{B}$	C_n	$\bar{F}_i$
t_{PLH} t_{PHL}	$\bar{B}_i$	$\bar{A}_i$	None	Remaining $\bar{A}$ and $\bar{B}$	C_n	$\bar{F}_i$
t_{PLH} t_{PHL}	$\bar{A}$	$\bar{B}$	None	None	Remaining $\bar{A}$ and $\bar{B}, C_n$	$\bar{P}$
t_{PLH} t_{PHL}	$\bar{B}$	$\bar{A}$	None	None	Remaining $\bar{A}$ and $\bar{B}, C_n$	$\bar{P}$
t_{PLH} t_{PHL}	$\bar{A}$	None	$\bar{B}$	Remaining $\bar{B}$	Remaining $\bar{A}, C_n$	$\bar{G}$
t_{PLH} t_{PHL}	$\bar{B}$	None	$\bar{A}$	Remaining $\bar{B}$	Remaining $\bar{A}, C_n$	$\bar{G}$
t_{PLH} t_{PHL}	$\bar{A}$	None	$\bar{B}$	Remaining $\bar{B}$	Remaining $\bar{A}, C_n$	C_{n+4}
t_{PLH} t_{PHL}	$\bar{B}$	None	$\bar{A}$	Remaining $\bar{B}$	Remaining $\bar{A}, C_n$	C_{n+4}
t_{PLH} t_{PHL}	C_n	None	None	All $\bar{A}$	All $\bar{B}$	Any $\bar{F}$ or C_{n+4}

Diff Mode Test Table II**Function Inputs** $S_1 = S_2 = 4.5V, S_0 = S_3 = M = 0V$

Symbol	Input Under Test	Other Input Same Bit		Other Data Inputs		Output Under Test
		Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	
t_{PLH} t_{PHL}	$\bar{A}$	None	$\bar{B}$	Remaining $\bar{A}$	Remaining $\bar{B}, C_n$	$\bar{F}_i$
t_{PLH} t_{PHL}	$\bar{B}$	$\bar{A}$	None	Remaining $\bar{A}$	Remaining $\bar{B}, C_n$	$\bar{F}_i$
t_{PLH} t_{PHL}	$\bar{A}$	None	$\bar{B}$	None	Remaining $\bar{A}$ and $\bar{B}, C_n$	$\bar{P}$
t_{PLH} t_{PHL}	$\bar{B}$	$\bar{A}$	None	None	Remaining $\bar{A}$ and $\bar{B}, C_n$	$\bar{P}$
t_{PLH} t_{PHL}	$\bar{A}$	$\bar{B}$	None	None	Remaining $\bar{A}$ and $\bar{B}, C_n$	$\bar{G}$
t_{PLH} t_{PHL}	$\bar{B}$	None	$\bar{A}$	None	Remaining $\bar{A}$ and $\bar{B}, C_n$	$\bar{G}$
t_{PLH} t_{PHL}	$\bar{A}$	None	$\bar{B}$	Remaining $\bar{A}$	Remaining $\bar{B}, C_n$	$A = B$
t_{PLH} t_{PHL}	$\bar{B}$	$\bar{A}$	None	Remaining $\bar{A}$	Remaining $\bar{B}, C_n$	$A = B$
t_{PLH} t_{PHL}	$\bar{A}$	$\bar{B}$	None	None	Remaining $\bar{A}$ and $\bar{B}, C_n$	C_{n+4}
t_{PLH} t_{PHL}	$\bar{B}$	None	$\bar{A}$	None	Remaining $\bar{A}$ and $\bar{B}, C_n$	C_{n+4}
t_{PLH} t_{PHL}	C_n	None	None	All $\bar{A}$ and $\bar{B}$	None	C_{n+4}

Logic Mode Test Table III **Function Inputs** $S_1 = S_2 = M = 4.5V, S_0 = S_3 = 0V$

Symbol	Input Under Test	Other Input Same Bit		Other Data Inputs		Output Under Test
		Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	
t_{PLH} t_{PHL}	$\bar{A}$	$\bar{B}$	None	None	Remaining $\bar{A}$ and $\bar{B}, C_n$	Any F
t_{PLH} t_{PHL}	$\bar{B}$	$\bar{A}$	None	None	Remaining $\bar{A}$ and $\bar{B}, C_n$	Any F

Functional Description

The 'LS181 is a 4-bit high speed parallel Arithmetic Logic Unit (ALU). Controlled by the four Function Select inputs (S_0 – S_3) and the Mode Control input (M), it can perform all the 16 possible logic operations or 16 different arithmetic operations on active HIGH or active LOW operands. The Function Table lists these operations

When the Mode Control input (M) is HIGH, all internal carries are inhibited and the device performs logic operations on the individual bits as listed. When the Mode Control input is LOW, the carries are enabled and the device performs arithmetic operations on the two 4-bit words. The device incorporates full internal carry lookahead and provides for either ripple carry between devices using the C_{n+4} output, or for carry lookahead between packages using the signals $\bar{P}$ (Carry Propagate) and $\bar{G}$ (Carry Generate). In the ADD mode, $\bar{P}$ indicates that F is 15 or more, while $\bar{G}$ indicates that F is 16 or more. In the SUBTRACT mode, $\bar{P}$ indicates that F is zero or less, while $\bar{G}$ indicates that F is less than zero. $\bar{P}$ and $\bar{G}$ are not affected by carry in. When speed requirements are not stringent, it can be used in a simple ripple carry mode by connecting the Carry output (C_{n+4}) signal to the Carry input (C_n) of the next unit. For high speed operation the device is used in conjunction with the 9342 or 93S42 carry lookahead circuit. One carry lookahead pack-

age is required for each group of four 'LS181 devices. Carry lookahead can be provided at various levels and offers high speed capability over extremely long word lengths.

The $A = B$ output from the device goes HIGH when all four F outputs are HIGH and can be used to indicate logic equivalence over four bits when the unit is in the subtract mode. The $A = B$ output is open-collector and can be wired-AND with other $A = B$ outputs to give a comparison for more than four bits. The $A = B$ signal can also be used with the C_{n+4} signal to indicate $A > B$ and $A < B$.

The Function Table lists the arithmetic operations that are performed without a carry in. An incoming carry adds a one to each operation. Thus, select code LHHL generates A minus B minus 1 (2s complement notation) without a carry in and generates A minus B when a carry is applied. Because subtraction is actually performed by complementary addition (1s complement), a carry out means borrow; thus a carry is generated when there is no underflow and no carry is generated when there is underflow. As indicated, this device can be used with either active LOW inputs producing active LOW outputs or with active HIGH inputs producing active HIGH outputs. For either case the table lists the operations that are performed to the operands labeled inside the logic symbol.

Function Table


Mode Select Inputs				Active LOW Operands & F_n Outputs		Active HIGH Operands & F_n Outputs	
S_3	S_2	S_1	S_0	Logic (M = H)	Arithmetic** (M = L) ($C_n = L$)	Logic (M = H)	Arithmetic** (M = L) ($C_n = H$)
L	L	L	L	$\bar{A}$	A minus 1	$\bar{A}$	A
L	L	L	H	$\bar{A}\bar{B}$	AB minus 1	$\bar{A} + \bar{B}$	$A + B$
L	L	H	L	$\bar{A} + \bar{B}$	$\bar{A}\bar{B}$ minus 1	$\bar{A}\bar{B}$	$A + \bar{B}$
L	L	H	H	Logic 1	minus 1	Logic 0	minus 1
L	H	L	L	$\bar{A} + \bar{B}$	A plus ($A + \bar{B}$)	$\bar{A}\bar{B}$	A plus $\bar{A}\bar{B}$
L	H	L	H	$\bar{B}$	AB plus ($A + \bar{B}$)	$\bar{B}$	($A + B$) plus $\bar{A}\bar{B}$
L	H	H	L	$\bar{A} \oplus \bar{B}$	A minus B minus 1	$A \oplus B$	A minus B minus 1
L	H	H	H	$A + \bar{B}$	$A + \bar{B}$	$\bar{A}\bar{B}$	AB minus 1
H	L	L	L	$\bar{A}\bar{B}$	A plus ($A + B$)	$\bar{A} + B$	A plus AB
H	L	L	H	$A \oplus B$	A plus B	$\bar{A} \oplus \bar{B}$	A plus B
H	L	H	L	B	$\bar{A}\bar{B}$ plus ($A + B$)	B	($A + \bar{B}$) plus AB
H	L	H	H	$A + B$	$A + B$	AB	AB minus 1
H	H	L	L	Logic 0	A plus A^*	Logic 1	A plus A^*
H	H	L	H	$\bar{A}\bar{B}$	AB plus A	$A + \bar{B}$	($A + B$) plus A
H	H	H	L	AB	$\bar{A}\bar{B}$ minus A	$A + B$	($A + \bar{B}$) plus A
H	H	H	H	A	A	A	A minus 1

*Each bit is shifted to the next more significant position.

**Arithmetic operations expressed in 2s complement notation.


Logic Symbols

Active High Operands



TL/F/9821-3


Active Low Operands



TL/F/9821-4

V_{CC} = Pin 24
GND = Pin 12

Logic Diagram



TL/F/0821-5

18181