SN54LVT16244B, SN74LVT16244B 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS716E-MARCH 2000-REVISED DECEMBER 2006

FEATURES

- Member of the Texas Instruments Widebus™ Family
- State-of-the-Art Advanced BiCMOS
 Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- I_{off} and Power-Up 3-State Support Hot Insertion
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

SN54LVT16244B...WD PACKAGE SN74LVT16244B...DGG, DGV, OR DL PACKAGE (TOP VIEW)

			l
1 <u>0E</u> [1	48	2 <u>0E</u>
1Y1 [2	47] 1A1
1Y2	3	46	1A2
GND[4	45	GND
1Y3 [5	44	1A3
1Y4 [6	43] 1A4
V _{CC} [7	42] v _{cc}
2Y1	8	41	2A1
2Y2	9	40	2A2
GND[10	39	GND
2Y3 [11	38	2A3
2Y4	12	37	2A4
3Y1 [13	36	3A1
3Y2[14	35	3A2
GND[15	34] GND
3Y3 [16	33	3A3
3Y4 [17	32	3A4
V _{CC} [18	31] v _{cc}
4Y1 [19	30] 4A1
4Y2 [20	29] 4A2
GND[21	28] GND
4Y3 [22	27] 4A3
4Y4 [23	26] 4A4
4 <u>0E</u> [24	25] 3 <u>OE</u>

DESCRIPTION/ORDERING INFORMATION

ORDERING INFORMATION

T _A	PACKAG	E ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	FBGA – GRD	Reel of 1000	SN74LVT16244BGRDR	VD244B
	FBGA – ZRD (Pb-free)	Reel of 1000	SN74LVT16244BZRDR	VD244B
		Tube of 25	SN74LVT16244BDL	
	SSOP – DL	Tube of 25	SN74LVT16244BDLG4	LVT16244B
–40°C to 85°C	330F - DL	Reel of 1000	SN74LVT16244BDLR	LV110244D
		Reel of 1000	74LVT16244BDLRG4	
-40°C 10 85°C	TSSOP – DGG	Reel of 2000	SN74LVT16244BDGGR	LVT16244B
	1350P - DGG	Reel of 2000	74LVT16244BDGGRG4	LV110244D
	TVSOP – DGV	Reel of 2000	SN74LVT16244BDGVR	- VD244B
	TVSOF - DGV	Reel of 2000	74LVT16244BDGVRE4	VD244B
	VFBGA – GQL	Deal of 1000	SN74LVT16244BGQLR	V/D244B
	VFBGA – ZQL (Pb-free)		SN74LVT16244BZQLR	VD244B
–55°C to 125°C	CFP – WD	Tube	SNJ54LVT16244BWD	SNJ54LVT16244BWD

⁽¹⁾ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

SCBS716E-MARCH 2000-REVISED DECEMBER 2006



DESCRIPTION/ORDERING INFORMATION (CONTINUED)

The 'LVT16244B devices are 16-bit buffers and line drivers designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide true outputs and symmetrical active-low output-enable (\overline{OE}) inputs.

When V_{CC} is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

GQL	OR	ZQL	_ PA	CKA	\GE
	(T	OP \	/IEV	V)	

		1	2	3	4	5	6	
Α	$^{\prime}$	()	()	()	()	()	\overline{C}	1
В	l	()	()	()	()	()	()	ı
С	l	()	()	()	()	()	()	ı
D	l	()	()	()	()	()	()	ı
Е	l	()	()			()	()	ı
F	l	()	()			()	()	ı
G	l	()	()	()	()	()	()	ı
Н	l	()	()	()	()	()	()	ı
J	l	()	()	()	()	()	()	ı
K	l	()	()	()	()	()	()	J

TERMINAL ASSIGNMENTS⁽¹⁾ (56-Ball GQL/ZQL Package)

	1	2	3	4	5	6
Α	1 OE	NC	NC	NC	NC	2 OE
В	1Y2	1Y1	GND	GND	1A1	1A2
С	1Y4	1Y3	V _{CC}	V _{CC} V _{CC}	1A3	1A4
D	2Y2	2Y1	GND			2A2
E	2Y4	2Y3		2A4		
F	3Y1	3Y2			3A2	3A1
G	3Y3	3Y4	GND	GND	3A4	3A3
Н	4Y1	4Y2	V _{CC}	V _{CC}	4A2	4A1
J	4Y3	4Y4	Y4 GND GND	4A4	4A3	
K	4 OE	NC	NC	NC	NC	3 OE

(1) NC - No internal connection

GRD OR ZRD PACKAGE (TOP VIEW)

		1	2	3	4	5	6	
Α	\bigcap	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
В		()	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
С		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
D		()	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
Ε		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
F		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
G		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
Н		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
J		\bigcirc	\bigcirc	\bigcirc	()	\bigcirc	\bigcirc	
								-

TERMINAL ASSIGNMENTS⁽¹⁾ (54-Ball GRD/ZRD Package)

	-							
	1	2	3	4	5	6		
Α	1Y1	NC	1 OE	2 OE	NC	1A1		
В	1Y3	1Y2	NC	NC	1A2 1A4 2A2	1A3		
С	2Y1	1Y4	V _{CC}	V _{CC}		1A4	2A1	
D	2Y3	2Y2	GND	GND		2A3		
E	3Y1	2Y4	GND	GND	2A4	3A1		
F	3Y3	3Y2	GND	GND	3A2	3A3		
G	4Y1	3Y4	V _{CC}	V _{CC}	3A4	4A1		
Н	4Y3	4Y2	NC	NC	4A2	4A3		
J	4Y4	NC	4 OE	3 OE	NC	4A4		


(1) NC - No internal connection



FUNCTION TABLE (EACH 4-BIT BUFFER)

INPL	INPUTS			
ŌĒ	Α	Y		
L	Н	Н		
L	L	L		
Н	Χ	Z		

LOGIC DIAGRAM (POSITIVE LOGIC)



Pin numbers shown are for the DGG, DGV, DL, and WD packages.

SN54LVT16244B, SN74LVT16244B 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS716E-MARCH 2000-REVISED DECEMBER 2006



Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	4.6	V
VI	Input voltage range ⁽²⁾		-0.5	7	V
Vo	Voltage range applied to any output in the high-impedanc	e or power-off state ⁽²⁾	-0.5	7	V
Vo	Voltage range applied to any output in the high state (2)		-0.5	V _{CC} + 0.5	V
	Current into any autout in the law state	SN54LVT16244B		96	A
I _O	Current into any output in the low state	SN74LVT16244B		mA	
	Comment into any output in the bink state (3)	SN54LVT16244B		48	A
Io	Current into any output in the high state ⁽³⁾	SN74LVT16244B		64	mA
I _{IK}	Input clamp current	V _I < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		- 50	mA
		DGG package		70	
		DGV package		58	
θ_{JA}	Package thermal impedance (4)	DL package		63	°C/W
		GQL/ZQL package		42	
			36		
T _{stg}	Storage temperature range	-65	150	°C	

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Recommended Operating Conditions⁽¹⁾

			SN54LVT16	244B ⁽²⁾	SN74LVT	16244B	UNIT	
			MIN	MAX	MIN	MAX	ONIT	
V_{CC}	Supply voltage		2.7	3.6	2.7	3.6	V	
V _{IH}	High-level input voltage		2		2		V	
V_{IL}	Low-level input voltage		0.8		8.0	V		
VI	Input voltage			5.5		5.5	V	
I _{OH}	High-level output current			-24		-32	mA	
I _{OL}	Low-level output current			48		64	mA	
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V	
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	·	200		200		μs/V	
T _A	Operating free-air temperature	-55	125	-40	85	°C		

All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

 ⁽²⁾ The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
 (3) This current flows only when the output is in the high state and V_O > V_{CC}.
 (4) The package thermal impedance is calculated in accordance with JESD 51-7.

Product preview



SCBS716E-MARCH 2000-REVISED DECEMBER 2006

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

D.	DAMETED	TEST	CONDITIONS	SN54L	VT16244B ⁽¹⁾	SN74LVT1	SN74LVT16244B		
Ρ,	RAMETER	1531 (CONDITIONS	MIN	TYP ⁽²⁾ MAX	MIN TY	'P ⁽²⁾ MAX	UNIT	
V _{IK}		$V_{CC} = 2.7 V,$	$I_I = -18 \text{ mA}$		-1.2		-1.2	V	
		$V_{CC} = 2.7 \text{ to } 3.6 \text{ V},$	$I_{OH} = -100 \mu A$	V _{CC} - 0.2		V _{CC} - 0.2			
.,		$V_{CC} = 2.7 \text{ V},$	$I_{OH} = -8 \text{ mA}$	2.4		2.4		V	
V _{OH}		V 2.V	I _{OH} = -24 mA	2				V	
		V _{CC} = 3 V	$I_{OH} = -32 \text{ mA}$			2			
		V 27V	I _{OL} = 100 μA		0.2		0.2		
		$V_{CC} = 2.7 \text{ V}$	I _{OL} = 24 mA		0.5		0.5		
\/			I _{OL} = 16 mA		0.4		0.4	V	
V _{OL}		V _{CC} = 3 V	I _{OL} = 32 mA		0.5		0.5	V	
		$V_{CC} = 3 V$	I _{OL} = 48 mA		0.55				
			I _{OL} = 64 mA				0.55		
		$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V _I = 5.5 V		50		10		
l _l	Control inputs	V _{CC} = 3.6 V,	V _I = V _{CC} or GND		±1		±1	μΑ	
•	Data inputs V _{CC} = 3.6 V	$V_I = V_{CC}$		1		1			
	Data Inputs	puts $V_{CC} = 3.6 \text{ V}$	$V_I = 0$		-5		- 5		
I _{off}		$V_{CC} = 0$,	V_I or $V_O = 0$ to 4.5 V				±100	μΑ	
I _{OZH}		V _{CC} = 3.6 V,	V _O = 3 V		5		5	μΑ	
I _{OZL}		V _{CC} = 3.6 V,	V _O = 0.5 V		-5		- 5	μΑ	
I _{OZP}	J	$\frac{V_{CC}}{OE}$ = 0 to 1.5 V, V_{O}	= 0.5 V to 3 V,		±100 ⁽³⁾		±100	μΑ	
I _{OZP})	$\frac{V_{CC}}{OE}$ = 1.5 V to 0, V_{O}	= 0.5 V to 3 V,		±100 ⁽³⁾		±100	μΑ	
		V _{CC} = 3.6 V,	Outputs high		0.19		0.19		
I_{CC}		$I_{O} = 0$,	Outputs low		5		5	mA	
		$V_I = V_{CC}$ or GND	Outputs disabled		0.19		0.19		
Δl _{CC}	(4)	$V_{CC} = 3 \text{ V to } 3.6 \text{ V, C}$ Other inputs at V_{CC}	One input at V _{CC} – 0.6 V, or GND		0.2		0.2	mA	
Ci		$V_I = 3 \text{ V or } 0$			4		4	pF	
C _o		$V_O = 3 \text{ V or } 0$			9		9	pF	

⁽¹⁾ Product preview

All typical values are at V_{CC} = 3.3 V, T_A = 25°C.
 On products compliant to MIL-PRF-38535, this parameter is not production tested.
 This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.

SN54LVT16244B, SN74LVT16244B 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS716E-MARCH 2000-REVISED DECEMBER 2006



Switching Characteristics

over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


			SN	SN54LVT16244B ⁽¹⁾				SN74LVT16244B				
PARAMETER	FROM (INPUT)		V _{CC} = 3 ± 0.3	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V} $ $V_{CC} = 2.7 \text{ V}$		V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		UNIT	
			MIN	MAX	MIN	MAX	MIN	TYP ⁽²⁾	MAX	MIN	MAX	
t _{PLH}	۸	Y	1.1	4.4		4.6	1.2	2.3	3.2		3.7	nc
t _{PHL}	Α	ř	1.1	3.6		3.9	1.2	2	3.2		3.7	ns
t _{PZH}	ŌĒ	Y	1.1	4.6		5.4	1.2	2.6	4		5	ns
t _{PZL}	OL	Ť	1.1	5.4		6.2	1.2	2.7	4		5	113
t _{PHZ}	ŌĒ	Y	1.6	5.7		6.2	2.2	3.3	4.5		5	20
t _{PLZ}	OE	= Y	1.2	5		4.7	2	3.1	4.2		4.4	ns
t _{sk(LH)}									0.5			no
t _{sk(HL)}									0.5			ns

⁽¹⁾ Product preview (2) All typical values are at V_{CC} = 3.3 V, T_A = 25°C.





PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_r \leq$ 2.5 ns. $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





20-Jan-2021

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
74LVT16244BDGGRG4	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVT16244B	Samples
SN74LVT16244BDGGR	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVT16244B	Samples
SN74LVT16244BDGVR	ACTIVE	TVSOP	DGV	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VD244B	Samples
SN74LVT16244BDL	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVT16244B	Samples
SN74LVT16244BDLG4	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVT16244B	Samples
SN74LVT16244BDLR	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVT16244B	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

20-Jan-2021


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVT16244BDGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74LVT16244BDGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1
SN74LVT16244BDLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022




*All dimensions are nominal

Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74LVT16244BDGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0	
SN74LVT16244BDGVR	TVSOP	DGV	48	2000	356.0	356.0	35.0	
SN74LVT16244BDLR	SSOP	DL	48	1000	367.0	367.0	55.0	

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74LVT16244BDL	DL	SSOP	48	25	473.7	14.24	5110	7.87
SN74LVT16244BDLG4	DL	SSOP	48	25	473.7	14.24	5110	7.87

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated