

DATA SHEET

74F198

8-bit bidirectional universal shift register

Product specification

1987 Oct 02

IC15 Data Handbook

8-bit bidirectional universal shift register

74F198

FEATURES

- Buffered clock and control inputs
- Shift right, shift left, and parallel load capability
- Asynchronous Master Reset

DESCRIPTION

The 74F198 Bidirectional Universal Shift Register is designed to incorporate virtually all of the features a system designer may want in a shift register. This circuit features parallel inputs and outputs, shift right and shift left serial inputs, operating mode select inputs, and direct overriding master reset input. The register has four distinct modes of operation:


- Parallel (broadside) load
- Shift right (in the direction Q0 toward Q7)
- Shift left (in the direction Q7 toward Q0)
- Inhibit clock (do nothing).

Synchronous parallel loading is accomplished by applying the 8 bits of data and taking both mode control inputs, S0 and S1, High. The data is loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock inputs. During loading, serial data flow is inhibited.

Shift right is accomplished synchronously, with the rising edge of the clock pulse when S0 is High and S1 is Low. Serial data for this mode is entered at the right data input (D_{SR}). When S0 is Low and S1 is High, data shifts left synchronously and new data is entered at the shift-left serial input (D_{SL}).

Clocking of the flip-flops is inhibited when both mode control inputs are Low.

PIN CONFIGURATION



TYPE	TYPICAL f_{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74F198	95MHz	73mA

ORDERING INFORMATION

DESCRIPTION	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$, $T_{amb} = 0^{\circ}C$ to $+70^{\circ}C$	PKG DWG #
24-pin Plastic Slim DIP (300mil)	N74F198N	SOT222-1
24-pin Plastic SOL	N74F198D	SOT137-1

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74F (U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D0–D7	Parallel data inputs	1.0/1.0	20 μ A/0.6mA
D _{SR}	Serial data input (Shift Right)	1.0/1.0	20 μ A/0.6mA
D _{SL}	Serial data input (Shift Left)	1.0/1.0	20 μ A/0.6mA
S0–S1	Mode Select inputs	1.0/1.0	20 μ A/0.6mA
CP	Clock Pulse input (Active rising edge)	1.0/1.0	20 μ A/0.6mA
MR	Master Reset input (Active Low)	1.0/1.0	20 μ A/0.6mA
Q0–Q7	Data outputs	50/33	1.0mA/20mA

NOTE: One (1.0) FAST unit load is defined as: 20 μ A in the High state and 0.6mA in the Low state.


8-bit bidirectional universal shift register

74F198

LOGIC SYMBOL



IEC/IEEE SYMBOL



FUNCTION TABLE


INPUTS							OUTPUTS				
MR	MODE		CP	SERIAL		PARALLEL	Q0	Q1	...	Q6	Q7
	S0	S1		LEFT	RIGHT	0...7					
L	X	X	X	X	X	X	L	L		L	L
H	X	X	L	X	X	X	Q00	Q10		Q60	Q70
H	H	H	↑	X	X	0...7	0	1		6	7
H	H	L	↑	X	H	X	H	Q0n		Q5n	Q6n
H	H	L	↑	X	L	X	L	Q0n		Q5n	Q6n
H	L	H	↑	H	X	X	Q1n	Q2n		Q7n	H
H	L	H	↑	L	X	X	Q1n	Q2n		Q7n	L
H	L	L	X	X	X	X	Q00	Q10		Q60	Q70

H = High voltage level
L = Low voltage level
X = Don't care
↑ = Low-to-High transition of designated input
0...7 = The level of steady input at inputs 0 through 7, respectively.
Q00, Q10, Q60, Q70 = The level of Q0, Q1, Q6, Q7, respectively, before the indicated steady state input conditions were established.
Q0n, Q1n, Q6n, Q7n = The level of Q0, Q1, Q6, Q7, respectively, before the most recent Low-to-High clock transition.

8-bit bidirectional universal shift register

74F198


LOGIC DIAGRAM



8-bit bidirectional universal shift register

74F198

TYPICAL TIMING DIAGRAM



ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	−0.5 to +7.0	V
V _{IN}	Input voltage	−0.5 to +7.0	V
I _{IN}	Input current	−30 to +5	mA
V _{OUT}	Voltage applied to output in High output state	−0.5 to V _{CC}	V
I _{OUT}	Current applied to output in Low output state	40	mA
T _{amb}	Operating free-air temperature range	0 to +70	°C
T _{stg}	Storage temperature range	−65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5.0	5.5	V
V _{IH}	High-level input voltage	2.0			V
V _{IL}	Low-level input voltage			0.8	V
I _{IK}	Input clamp current			−18	mA
I _{OH}	High-level output current			−1	mA
I _{OL}	Low-level output current			20	mA
T _{amb}	Operating free-air temperature range	0		+70	°C

8-bit bidirectional universal shift register

74F198

DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS ¹	LIMITS			UNIT
			MIN	TYP ²	MAX	
V_{OH}	High-level output voltage	$V_{CC} = \text{MIN}, V_{IL} = \text{MAX}$	$\pm 10\%V_{CC}$	2.5		V
		$V_{IH} = \text{MIN}, I_{OH} = \text{MAX}$	$\pm 5\%V_{CC}$	2.7	3.4	
V_{OL}	Low-level output voltage	$V_{CC} = \text{MIN}, V_{IL} = \text{MAX}$	$\pm 10\%V_{CC}$		0.35	V
		$V_{IH} = \text{MIN}, I_{OL} = \text{MAX}$	$\pm 5\%V_{CC}$		0.35	
V_{IK}	Input clamp voltage	$V_{CC} = \text{MIN}, I_I = I_{IK}$		-0.73	-1.2	V
I_I	Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 7.0\text{V}$			100	μA
I_{IH}	High-level input current	$V_{CC} = \text{MAX}, V_I = 2.7\text{V}$			20	μA
I_{IL}	Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.5\text{V}$			-0.6	mA
I_{OS}	Short-circuit output current ³	$V_{CC} = \text{MAX}$	-60		-150	mA
I_{CC}	Supply current (total)	I_{CCH}		70	100	mA
		I_{CCL}		75	110	mA

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
2. All typical values are at $V_{CC} = 5\text{V}$, $T_{amb} = 25^\circ\text{C}$.
3. Not more than one output should be shorted at a time. For testing I_{OS} , the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

8-bit bidirectional universal shift register

74F198

AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT
			V _{CC} = +5.0V T _{amb} = +25°C C _L = 50pF, R _L = 500Ω			V _{CC} = +5.0V ± 10% T _{amb} = 0°C to +70°C C _L = 50pF, R _L = 500Ω		
			MIN	TYP	MAX	MIN	MAX	
f _{MAX}	Maximum clock frequency	Waveform 1	80	95		70		MHz
t _{PLH} t _{PHL}	Propagation delay CP to Qn	Waveform 1	5.0 6.0	7.5 8.5	10.0 11.0	4.5 5.5	11.0 12.0	ns
t _{PHL}	Propagation delay	Waveform 3	5.0	7.5	10.0	4.5	11.0	ns

AC SETUP REQUIREMENTS


SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT
			V _{CC} = +5.0V T _{amb} = +25°C C _L = 50pF, R _L = 500Ω			V _{CC} = +5.0V ± 10% T _{amb} = 0°C to +70°C C _L = 50pF, R _L = 500Ω		
			MIN	TYP	MAX	MIN	MAX	
t _S (H) t _S (L)	Setup time, High or Low Dn to CP	Waveform 2	0.0 3.0			0.0 3.0		ns
t _h (H) t _h (L)	Hold time, High or Low Dn to CP	Waveform 2	0.0 3.5			1.0 4.0		ns
t _S (H) t _S (L)	Setup time, High or Low D _{SR} , D _{SL} to CP	Waveform 2	0.0 3.0			0.0 3.0		ns
t _h (H) t _h (L)	Hold time, High or Low D _{SR} , D _{SL} to CP	Waveform 2	0.0 2.5			0.0 3.0		ns
t _S (H) t _S (L)	Setup time, High or Low Sn to CP	Waveform 2	9.0 6.0			10.0 7.0		ns
t _h (H) t _h (L)	Hold time, High or Low Sn to CP	Waveform 2	0.0 0.0			0.0 0.0		ns
t _w (H) t _w (L)	CP Pulse width, High or Low	Waveform 1	5.0 5.0			6.0 6.0		ns
t _w (L)	$\overline{\text{MR}}$ Pulse width, Low	Waveform 3	5.0			5.0		ns
t _{REC}	Recovery time $\overline{\text{MR}}$ to CP	Waveform 3	5.0			6.0		ns

8-bit bidirectional universal shift register


74F198

AC WAVEFORMS


For all waveforms, $V_M = 1.5V$.
The shaded areas indicate when the input is permitted to change for predictable output performance.



Waveform 1. Propagation Delay, Clock Input to Output, Clock Widths, and Maximum Clock Frequency




Waveform 2. Setup Time and Hold Time



Waveform 3. Master Reset Pulse Width, Master Reset to Output Delay and Master Reset to Clock Recovery Time

TEST CIRCUIT AND WAVEFORMS




8-bit bidirectional universal shift register

74F198

DIP24: plastic dual in-line package; 24 leads (300 mil)

SOT222-1




8-bit bidirectional universal shift register

74F198

SO24: plastic small outline package; 24 leads; body width 7.5 mm

SOT137-1



8-bit bidirectional universal shift register

74F198

NOTES

8-bit bidirectional universal shift register

74F198

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors
811 East Arques Avenue
P.O. Box 3409
Sunnyvale, California 94088-3409
Telephone 800-234-7381

© Copyright Philips Electronics North America Corporation 1998
All rights reserved. Printed in U.S.A.

print code

Date of release: 10-98

Document order number:

9397-750-05097

Let's make things better.