256Mb (4M×4Bank×16) Synchronous DRAM

Features

- Fully Synchronous to Positive Clock Edge
- Single 2.7V ~ 3.6V Power Supply
- LVTTL Compatible with Multiplexed Address
- Programmable Burst Length (B/L) 1, 2, 4, 8 or Full Page
- Programmable CAS Latency (C/L) 3
- Data Mask (DQM) for Read / Write Masking
- Programmable Wrap Sequence
 - Sequential (B/L = 1/2/4/8/full Page)
 - Interleave (B/L = 1/2/4/8)
- Burst Read with Single-bit Write Operation
- All Inputs are sampled at the Rising Edge of the System Clock
- Auto Refresh and Self Refresh
- 8,192 Refresh Cycles / 64ms (7.8us)

Description


The EM48AM1684VBE is Synchronous Dynamic Random Access Memory (SDRAM) organized as 4Meg words x 4 banks by 16 bits. All inputs and outputs are synchronized with the positive edge of the clock.

The 256Mb SDRAM uses synchronized pipelined architecture to achieve high speed data transfer rates and is designed to operate at 3.3V low power memory system. It also provides auto refresh with power saving / down mode. All inputs and outputs voltage levels are compatible with LVTTL.

Available packages: FBGA 54B 8mm x 8mm.

Ordering Information

Part No	Organization	Max. Freq	Package	Grade	Pb
EM48AM1684VBE-7F	16M X 16	143MHz @CL3	FBGA -54B	Commercial	Free
EM48AM1684VBE-7F	E 16M X 16	143MHz @CL3	FBGA -54B	Extended	Free
EM48AM1684VBE-75	5F 16M X 16	133MHz @CL3	FBGA -54B	Commercial	Free
EM48AM1684VBE-75	FE 16M X 16	133MHz @CL3	FBGA -54B	Extended	Free



^{*} EOREX reserves the right to change products or specification without notice.

Pin Assignment: FBGA 54B

1	2	3		7	8	9
VSS	DQ15	VSSQ	Α	VDDQ	DQ0	VDD
DQ14	DQ13	VDDQ	В	VSSQ	DQ2	DQ1
DQ12	DQ11	VSSQ	С	VDDQ	DQ4	DQ3
DQ10	DQ9	VDDQ	D	VSSQ	DQ6	DQ5
DQ8	NC	vss	E	VDD	LDQM	DQ7
UDQM	CLK	CKE	F	/CAS	/RAS	/WE
A12	A11	A9	G	BA0	BA1	/CS
A8	A7	A6	Н	A0	A1	A10
VSS	A5	A4	J	А3	A2	VDD

54ball FBGA / (8mm × 8mm)

Pin Description (Simplified)

Pin	Name	Function
F2	CLK	(System Clock) Master clock input (Active on the positive rising edge)
G9	/CS	(Chip Select) Selects chip when active
F3	CKE	(Clock Enable) Activates the CLK when "H" and deactivates when "L". CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby.
H7,H8,J8,J7,J3, J2,H3,H2,H1,G3, H9,G2,G1	A0~A12	(Address) Row address (A0 to A12) is determined by A0 to A12 level at the bank active command cycle CLK rising edge. CA (CA0 to CA8) is determined by A0 to A8 level at the read or write command cycle CLK rising edge. And this column address becomes burst access start address. A10 defines the pre-charge mode. When A10= High at the pre-charge command cycle, all banks are pre-charged. But when A10= Low at the pre-charge command cycle, only the bank that is selected by BA0/BA1 is pre-charged.
G7,G8	BA0, BA1	(Bank Address) Selects which bank is to be active.
F8	/RAS	(Row Address Strobe) Latches Row Addresses on the positive rising edge of the CLK with /RAS "L". Enables row access & pre-charge.
F7	/CAS	(Column Address Strobe) Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.
F9	/WE	(Write Enable) Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.
F1/E8	UDQM/LDQM	(Data Input/Output Mask) DQM controls I/O buffers.
A8,B9,B8,C9,C8, D9,D8,E9,E1,D2, D1,C2,C1,B2,B1, A2	DQ0~DQ15	(Data Input/Output) DQ pins have the same function as I/O pins on a conventional DRAM.
A9,E7,J9/ A1,E3,J1	V _{DD} /V _{SS}	(Power Supply/Ground) V _{DD} and V _{SS} are power supply pins for internal circuits.
A7,B3,C7,D3/ A3,B7,C3,D7	V_{DDQ}/V_{SSQ}	(Power Supply/Ground) V_{DDQ} and V_{SSQ} are power supply pins for the output buffers.
E2	NC	(No Connection) This pin is recommended to be left No Connection on the device.

Absolute Maximum Rating

Symbol	Item	Rating		Units
V _{IN} , V _{OUT}	Input, Output Voltage	-0.5 ~ +4.6		V
V_{DD}, V_{DDQ}	Power Supply Voltage	-0.5 ~ +4.6		V
Т	T _{OP} Operating Temperature Range		0 ~ +70	°C
I OP	Operating remperature realige	Extended	-25 ~ +85	C
T _{STG}	Storage Temperature Range	-55 ~	+150	°C
P _D	Power Dissipation	1	1	W
los	Short Circuit Current	5	0	mA

Note: Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Capacitance (V_{CC} =3.3V, f=1MHz, T_A =25 $^{\circ}C$)

Symbol	Parameter	Min.	Тур.	Max.	Units
C _{CLK}	Clock Capacitance	-	-	3.5	pF
Cı	Input Capacitance for CLK, CKE, Address, /CS, /RAS, /CAS, /WE, DQML, DQMU	-	-	3.8	pF
Co	Input/Output Capacitance		-	6.5	pF

Recommended DC Operating Conditions (T_A =0°C ~+70°C)

Symbol	Parameter	Min.	Тур.	Max.	Units
V_{DD}	Power Supply Voltage	3.0	3.3	3.6	V
V_{DDQ}	Power Supply Voltage (for I/O Buffer)	3.0	3.3	3.6	V
V _{IH}	Input Logic High Voltage	2.0	-	V _{DD} +0.3	V
V_{IL}	Input Logic Low Voltage	-0.3	-	0.8	V

Note: * All voltages referred to V_{SS}.

^{*} V_{IH} (max.) = V_{DD}/V_{DDQ} +1.5V for pulse width \leq 5ns

^{*} V_{IL} (min.) = V_{SS}/V_{SSQ} -1.5V for pulse width \leq 5ns

Recommended DC Operating Conditions

 $(V_{DD}=3.3V\pm0.3V, T_{A}=0^{\circ}C \sim 70^{\circ}C)$

Symbol	Parameter	Test Conditions	-7	-75	Units
Symbol	Parameter	rest Conditions	Max.	Max.	Units
I _{CC1}	Operating Current (Note 1)	Burst length=1, t _{RC} ≥t _{RC} (min.), I _{OL} =0mA, One bank active	58	55	mA
I _{CC2P}	Precharge Standby Current in Power Down Mode	CKE≤V _{IL} (max.), t _{CK} =Min.	2	2	mA
I _{CC3P}	Active Standby Current in Power Down Mode	CKE≤V _{IL} (max.), t _{CK} =Min. Four bank active	12	12	mA
I _{CC4}	Operating Current (Burst Mode) (Note 2)	t _{CK} =Min., I _{OL} =0mA	78	75	mA
I _{CC5}	Refresh Current (Note 3)	t _{CK} =Min.	73	70	mA
I _{CC6}	Self Refresh Current	CKE≤0.2V	2 ^(Note 4)	2	mA

^{*}All voltages referenced to V_{SS}.

Note 1: I_{CC1} depends on output loading and cycle rates.

Specified values are obtained with the output open.

Input signals are changed only one time during t_{CK} (min.)

Note 2: I_{CC4} depends on output loading and cycle rates.

Specified values are obtained with the output open.

Input signals are changed only one time during t_{CK} (min.)


Note 3: Input signals are changed only one time during t_{CK} (min.)

Note 4: Standard power version.

Recommended DC Operating Conditions (Continued)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
I _{IL}	Input Leakage Current	$0 \le V_I \le V_{DDQ}$, $V_{DDQ} = V_{DD}$ All other pins not under test=0V	-5		+5	μ A
I _{OL}	Output Leakage Current	0≤V _O ≤V _{DDQ} , D _{OUT} is disabled	-5	-	+5	μ A
V_{OH}	High Level Output Voltage	I _O =-0.2mA	2.4	-	ı	V
V _{OL}	Low Level Output Voltage	I _O =+0.2mA	-	-	0.4	V


Block Diagram



AC Operating Test Conditions

 $(V_{DD}=3.3V\pm0.3V, T_{A}=0^{\circ}C \sim 70^{\circ}C)$

Item	Conditions
Output Reference Level	1.4V/1.4V
Output Load	See diagram as below
Input Signal Level	2.4V/0.4V
Transition Time of Input Signals	1ns
Input Reference Level	1.4V



AC Operating Test Characteristics

 $(V_{DD}=3.3V\pm0.3V, T_{A}=0^{\circ}C \sim 70^{\circ}C)$

Cymbal	Parameter		-	7	-7	.5	Units
Symbol	Parameter		Min.	Max.	Min.	Max.	Units
t _{CK}	Clock Cycle Time	CL=3	7	-	7.5	-	ns
t _{AC}	Access Time form CLK	CL=3	-	5.4	-	5.4	ns
t _{CH}	CLK High Level Width		2.3	-	2.5	-	ns
t _{CL}	CLK Low Level Width		2.3	-	2.5	-	ns
t _{OH}	Data-out Hold Time	CL=3	3	-	3	-	ns
t _{HZ}	Data-out High Impedance	CL=3	-	5.4	-	5.4	ns
t_{LZ}	Data-out Low Impedance Tir	ne	0	-	0	-	ns
t _{IH}	Input Hold Time		1	-	1	-	ns
t _{IS}	Input Setup Time		1.5	-	1.5	-	ns
t _{DH}	Data Hold Time		1	-	1	-	ns
t _{DS}	Data Setup Time		1.5	-	1.5	-	ns
t _{DPL}	Data-in to Precharge Comma	and for	2	-	2	-	t _{CK}

 $^{^{\}star}$ All voltages referenced to V_{SS} .

Note 5: t_{HZ} defines the time at which the output achieve the open circuit condition and is not referenced to output voltage levels.

AC Operating Test Characteristics (Continued)

 $(V_{DD}=3.3V\pm0.3V, T_A=0^{\circ}C \sim 70^{\circ}C)$

Symbol	Parameter	-7		-7	.5	Units
Symbol	r didilielei	Min.	Max.	Min.	Max.	Ullits
t _{RC}	ACTIVE to ACTIVE Command Period (Note 6)	63	-	65	-	ns
t _{RAS}	ACTIVE to PRECHARGE Command Period (Note 6)	44	100K	45	100K	ns
t _{RP}	PRECHARGE to ACTIVE Command Period (Note 6)	18	-	20	-	ns
t _{RCD}	ACTIVE to READ/WRITE Delay Time (Note 6)	18	-	20	-	ns
t _{RRD}	ACTIVE(one) to ACTIVE(another) Command (Note 6)	2	-	2	-	t _{CK}
t _{CCD}	READ/WRITE Command to READ/WRITE Command	1	-	1	-	t _{CK}
t _{WR}	Write Recovery Time	2	-	2	-	t _{CK}
t _{REF}	Refresh Time (8,192 cycle)	-	64	-	64	ms
t _{XSR}	Exit Self Refresh to Active Command	75	-	75	-	ns

^{*} All voltages referenced to V_{SS}.

Note 6: These parameters account for the number of clock cycles and depend on the operating frequency of the clock, as follows:

The number of clock cycles = Specified value of timing/clock period (Count Fractions as a whole number)


Recommended Power On and Initialization

The following power on and initialization sequence guarantees the device is preconditioned to each user's specific needs. (Like a conventional DRAM) During power on, all V_{DD} and V_{DDQ} pins must be built up simultaneously to the specified voltage when the input signals are held in the "NOP" state. The power on voltage must not exceed V_{DD} +0.3V on any of the input pins or V_{DD} supplies. (CLK signal started at same time)

After power on, an initial pause of 200 µs is required followed by a precharge of all banks using the precharge command.

To prevent data contention on the DQ bus during power on, it is required that the DQM and CKE pins be held high during the initial pause period. Once all banks have been precharged, the Mode Register Set Command must be issued to initialize the Mode Register. A minimum of eight Auto Refresh cycles (CBR) are also required, and these may be done before or after programming the Mode Register.

Simplified State Diagram



Address Input for Mode Register Set

Opera	tion Mod	de			CAS	Sequenti 1 2 4 8 Reserve Reserve Reserve Full Pag	d Res	st Lengerleave 1 2 4 8 served served served	th A2 0 0 0 1 1 1 1 1 1	A1 0 0 1 1 0 0	A0 0 1 0 1 0 1 0
						1 2 4 8 Reserve Reserve Reserve	d Res	1 2 4 8 served served served	A2 0 0 0 0 1 1	0 0 1 1 0 0	0 1 0 1 0 1 0
						1 2 4 8 Reserve Reserve Reserve	d Res	1 2 4 8 served served served	A2 0 0 0 0 1 1	0 0 1 1 0 0	0 1 0 1 0 1 0
						1 2 4 8 Reserve Reserve Reserve	d Res	1 2 4 8 served served served	A2 0 0 0 0 1 1	0 0 1 1 0 0	0 1 0 1 0 1 0
						1 2 4 8 Reserve Reserve Reserve	d Res	1 2 4 8 served served served	A2 0 0 0 0 1 1	0 0 1 1 0 0	0 1 0 1 0 1 0
						1 2 4 8 Reserve Reserve Reserve	d Res	1 2 4 8 served served served	A2 0 0 0 0 1 1	0 0 1 1 0 0	0 1 0 1 0 1 0
						1 2 4 8 Reserve Reserve Reserve	d Res	2 4 8 served served	0 0 0 1 1	0 1 1 0 0	1 0 1 0 1 0
						8 Reserve Reserve	d Res	8 served served	0 0 1 1	1 1 0 0	0 1 0 1 0
						8 Reserve Reserve	d Res	8 served served	0 1 1	1 0 0	1 0 1 0
						Reserve Reserve	d Res	served served	1 1 1	0 0 1	0 1 0
						Reserve Reserve	d Res	served served	1	0	1
						Reserve	d Res	served	1	1	0
											1
						Full Pag	e Re	served	1	1	1
											1
			Burst 1 Interle Seque	ave			A3 1 0	*			
		CAS La	itency	A6		A5	А	4			
		Reser	-	0		0	C				
	-			0			_				
				0		1					
				0		1					
		Reser	rved	1		0	C)			
		Reser	rved	1		0	1				
		Reser	rved	1		1	C)			
			arod	4		1	1				
			Reserved Res	Reserved Reserved Reserved Reserved Reserved Reserved	Reserved 0 Reserved 0 3 0 Reserved 1 Reserved 1 Reserved 1	Reserved 0 Reserved 0 3 0 Reserved 1 Reserved 1 Reserved 1	Reserved 0 0 Reserved 0 1 3 0 1 Reserved 1 0 Reserved 1 0	Reserved 0 0 1 Reserved 0 1 0 3 0 1 1 Reserved 1 0 0 Reserved 1 0 1 Reserved 1 1 0 Reserved 1 1 0	Reserved 0 0 1 Reserved 0 1 0 3 0 1 1 Reserved 1 0 0 Reserved 1 0 1 Reserved 1 1 0	Reserved 0 0 1 Reserved 0 1 0 3 0 1 1 Reserved 1 0 0 Reserved 1 0 1 Reserved 1 1 0	Reserved 0 0 1 Reserved 0 1 0 3 0 1 1 Reserved 1 0 0 Reserved 1 0 1 Reserved 1 1 0

BA1	BA0	A12/A11	A10	A9	A8	A7	Operation Mode
0	0	0	0	0	0	0	Normal
0	0	0	0	1	0	0	Burst Read with Single-bit Write

Burst Type (A3)

Burst Length	A2	A1	A0	Sequential Addressing	Interleave Addressing
2	Х	Х	0	0 1	0 1
2	Х	Χ	0	10	10
	Χ	0	0	0123	0123
4	Χ	0	1	1230	1032
4	Χ	1	0	2301	2301
	Х	1	1	3012	3210
	0	0	0	01234567	01234567
	0	0	1	12345670	10325476
	0	1	0	23456701	23016745
8	0	1	1	34567012	32107654
0	1	0	0	45670123	45670123
	1	0	1	56701234	54761032
	1	1	0	67012345	67452301
	1	1	1	70123456	76543210
Full Page*	n	n	n	Cn Cn+1 Cn+2	-

^{*} Page length is a function of I/O organization and column addressing ×16 (CA0 ~ CA8): Full page = 512bits

1. Command Truth Table

Command	Symbol	CK	Е	/CS	/RAS	/CAS	/WE	BA0,	A10	A11,
Command	Cyrribor	n-1	n	0	TICAG		/ V V L	BA1	Aio	A9~A10
Ignore Command	DESL	Η	Χ	Η	X	X	Χ	Χ	Χ	Χ
No Operation	NOP	Н	Х	L	Н	Η	Η	Χ	Χ	Χ
Burst Stop	BSTH	Η	Χ	L	Н	Η	L	Χ	Х	Х
Read	READ	Н	Х	L	Н	L	Н	V	L	V
Read with Auto Pre-charge	READA	Н	Х	L	Н	L	Н	V	Н	V
Write	WRIT	Н	Х	L	Н	L	L	V	L	V
Write with Auto Pre-charge	WRITA	Н	Х	L	Н	L	L	V	Н	V
Bank Activate	ACT	Н	Χ	L	L	Н	Н	V	V	V
Pre-charge Select Bank	PRE	Н	Χ	L	L	Н	L	V	L	Χ
Pre-charge All Banks	PALL	Н	Х	L	L	Н	L	Х	Н	Х
Mode Register Set	MRS	Н	Х	L	L	L	L	L	L	V

H = High level, L = Low level, X = High or Low level (Don't care), V = Valid data input



2. DQM Truth Table

Command	Symbol	Cł	ΚE	/CS	
Command	Symbol	n-1	n	703	
Data Write/Output Enable	ENB	Н	Х	Н	
Data Mask/Output Disable	MASK	Н	Х	L	
Upper Byte Write Enable/Output Enable	BSTH	Н	Х	L	
Read	READ	Н	Х	L	
Read with Auto Pre-charge	READA	Н	Х	L	
Write	WRIT	Н	Х	L	
Write with Auto Pre-charge	WRITA	Н	Х	L	
Bank Activate	ACT	Н	Х	L	
Pre-charge Select Bank	PRE	Н	Х	L	
Pre-charge All Banks	PALL	Н	Х	L	
Mode Register Set	MRS	Н	Х	L	

H = High level, L = Low level, X = High or Low level (Don't care), V = Valid data input

3. CKE Truth Table

Item	Command	Symbol	CK	Е	/CS	/RAS	/CAS	/WE	Addr.	
пеш	Command	Symbol	n-1	n	/03	/KAS	7CA3	/VV	Addi.	
Activating	Clock Suspend Mode Entry		Н	L	Х	Х	Х	Х	Х	
Clock Suspend	Clock Suspend Mode Exit		L	Н	Х	Х	Х	Х	Х	
Idle	CBR Refresh Command	REF	Ι	Н	L	┙	┙	Ι	Χ	
Idle	Self Refresh Entry	SELF	Η	L	L	L	L	I	Χ	
Self Refresh	Self Refresh Exit		L	Н	L	Н	Н	Н	Χ	
Sell Reflesh	Sell Reliesh Exit		L	Н	Н	Χ	Χ	Χ	Х	
Idle	Power Down Entry		Н	ı	Н	Χ	Χ	Х	Х	
lule	Fower Down Littly		- 11	_	L	Τ	Τ	Χ	^	
Power Down	Power Down Exit			Н	Н	X	X	X	Х	
Fower Down	Fower Down Exit		L		L	Н	Н	Χ	^	

Remark H = High level, L = Low level, X = High or Low level (Don't care)

4. Operative Command Table (Note 7)

Current State	/CS	/R	/C	/W	Addr.	Command	Action			
	Н	Χ	Х	Х	Х	DESL	Nop or power down (Note 8)			
	L	Н	Н	Х	Х	NOP or BST	Nop or power down (Note 8)			
	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL (Note 9)			
	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL (Note 9)			
Idle	L	L	Н	Н	BA/RA	ACT	Row activating			
	L	L	Н	L	BA, A10	PRE/PALL	Nop			
	L	Ш	L	Η	Х	REF/SELF	Refresh or self refresh (Note 10)			
	L	L	L	L	Op-Code	MRS	Mode register accessing			
	Н	Х	Х	Х	X	DESL	Nop			
	L	Н	Н	Х	Х	NOP or BST	Nop (Note 11)			
	L	Н	L	Н	BA/CA/A10	READ/READA	Begin read: Determine AP (Note 11)			
Row	L	Н	L	L	BA/CA/A10	WRIT/WRITA	Begin write: Determine AP (Note 11)			
Active	L	L	Н	Н	BA/RA	ACT	ILLEGAL (Note 9)			
	L	L	Н	L	BA, A10	PRE/PALL	Pre-charge (Note 12)			
	L	L	L	Н	X	REF/SELF	ILLEGAL (Note 10)			
	L	L	L	L	Op-Code	MRS	ILLEGAL			
	Н	Χ	Χ	Χ	X	DESL	Continue burst to end → Row active			
	L	Н	Н	Н	X	NOP	Continue burst to end → Row active			
	L	Н	Н	L	X	BST	Burst stop → Row active			
	L	Н	L	Н	BA/CA/A10	READ/READA	Terminate burst, new read: Determine AP (Note 13)			
Read	L	L	L	L	BA/CA/A10	WRIT/WRITA	Terminate burst, start write: Determine AP (Note 13, 14)			
	L	L	Н	Н	BA/RA	ACT	ILLEGAL (Note 9)			
	L	L	Н	L	BA, A10	PRE/PALL	Terminate burst, pre-charging (Note 10)			
	L	L	L	Н	X	REF/SELF	ILLEGAL			
	L	L	L	L	Op-Code	MRS	ILLEGAL			
	Н	Х	Х	Χ	Х	DESL	Continue burst to end → Write recovering			
	L	Н	Н	Н	Х	NOP	Continue burst to end → Write recovering			
	L	Н	Н	L	Χ	BST	Burst stop → Row active			
	L	Ι	L	Η	BA/CA/A10	READ/READA	Terminate burst, start read: Determine AP 7, 8 (Note 13, 14)			
Write	L	L	L	L	BA/CA/A10	WRIT/WRITA	Terminate burst, new write: Determine AP 7 (Note 13)			
	L	L	Н	Н	BA/RA	ACT	ILLEGAL (Note 9)			
	L	L	Н	L	BA, A10	PRE/PALL	Terminate burst, pre-charging (Note 15)			
	L	L	L	Н	X	REF/SELF	ILLEGAL			
	L	L	L	L	Op-Code	MRS	ILLEGAL			

Remark H = High level, L = Low level, X = High or Low level (Don't care)

4. Operative Command Table (Continued) (Note 7)

Current State	/CS	/R	/C	/W	Addr. Command		Action		
	Ι	Х	Х	Х	Х	DESL	Continue burst to end → Pre-charging		
	L	Н	Н	Η	X	NOP	Continue burst to end → Pre-charging		
	L	Н	Н	L	X	BST	ILLEGAL		
Read with	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL (Note 9)		
AP	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL (Note 9)		
	L	L	Н	Н	BA/RA	ACT	ILLEGAL (Note 9)		
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL (Note 9)		
	L	L	L	Н	X	REF/SELF	ILLEGAL		
	L	L	L	L	Op-Code	MRS	ILLEGAL		
	Ι	Х	Х	X	X	DESL	Burst to end → Write recovering with auto pre-charge		
	L	Н	Н	Н	X	NOP	Continue burst to end → Write recovering with auto pre-charge		
	L	Н	Н	L	X	BST	ILLEGAL		
Write with	L	Н	L	Η	BA/CA/A10	READ/READA	ILLEGAL (Note 9)		
AP	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL (Note 9)		
	L	L	Н	Н	BA/RA	ACT	ILLEGAL (Note 9)		
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL (Note 9)		
	L	L	L	Н	Х	REF/SELF	ILLEGAL		
	L	L	L	L	Op-Code	MRS	ILLEGAL		
	Н	Χ	Χ	Χ	X	DESL	Nop \rightarrow Enter idle after t_{RP}		
	L	Н	Н	Η	X	NOP	$Nop \rightarrow Enter idle after t_{RP}$		
	L	Н	Н	L	X	BST	ILLEGAL		
	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL (Note 9)		
Pre-charging	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL (Note 9)		
	L	L	Н	Н	BA/RA	ACT	ILLEGAL (Note 9)		
	L	L	I	Г	BA, A10	PRE/PALL	Nop \rightarrow Enter idle after t_{RP}		
	L	L	L	Н	Χ	REF/SELF	ILLEGAL		
	L	L	L	L	Op-Code	MRS	ILLEGAL		
	Н	Χ	Χ	Χ	X	DESL	Nop \rightarrow Enter idle after t_{RCD}		
	L	Н	Н	Н	X	NOP	Nop → Enter idle after t _{RCD}		
	L	Н	Н	L	Χ	BST	ILLEGAL		
	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL (Note 9)		
Row Activating	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL (Note 9)		
, totavating	L	L	Н	Н	BA/RA	ACT	ILLEGAL (Note 9, 16)		
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL (Note 9)		
	L	L	L	Н	Χ	REF/SELF	ILLEGAL		
	L	L	L	L	Op-Code	MRS	ILLEGAL		

Remark H = High level, L = Low level, X = High or Low level (Don't care), AP = Auto Pre-charge

4. Operative Command Table (Continued) (Note 7)

Current State	/CS	/R	/C	/W	Addr.	Command	Action		
	Ι	Χ	Χ	Χ	X	DESL	Nop \rightarrow Enter row active after t_{DPL}		
	Ш	Η	Η	Ι	X	NOP	Nop → Enter row active after t _{DPL}		
	Ш	Η	Η	L	X	BST	Nop → Enter row active after t _{DPL}		
	L	Н	L	Н	BA/CA/A10	READ/READA	Start read, Determine AP		
Write Recovering	L	Н	L	L	BA/CA/A10	WRIT/WRITA	New write, Determine AP (Note 14)		
Recovering	L	L	Н	Н	BA/RA	ACT	ILLEGAL (Note 9)		
	L	L	Η	L	BA, A10	PRE/PALL	ILLEGAL (Note 9)		
	L	L	L	Ι	X	REF/SELF	ILLEGAL		
	L	L	L	┙	Op-Code	MRS	ILLEGAL		
	Н	Χ	Χ	Χ	X	DESL	Nop → Enter pre-charge after t _{DPL}		
	L	Н	Н	Ι	X	NOP	Nop → Enter pre-charge after t _{DPL}		
	Ш	Η	Η	L	X	BST	$Nop \rightarrow Enter pre-charge after t_{DPL}$		
Write	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL (Note 9, 14)		
Recovering	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL (Note 9)		
with AP	L	L	Н	Н	BA/RA	ACT	ILLEGAL (Note 9)		
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL		
	L	L	L	Н	X	REF/SELF	ILLEGAL		
	L	L	L	L	Op-Code	MRS	ILLEGAL		
	Η	Χ	Χ	Χ	X	DESL	Nop \rightarrow Enter idle after t_{RC}		
	L	Н	Н	Χ	X	NOP/BST	Nop \rightarrow Enter idle after t_{RC}		
Refreshing	L	Н	L	Χ	X	READ/WRIT	ILLEGAL		
	L	L	Н	Χ	Χ	ACT/PRE/PALL	ILLEGAL		
	L	L	L	Χ	X	REF/SELF/MRS	ILLEGAL		
	Н	Χ	Χ	Χ	X	DESL	Nop		
Mode	L	Н	Н	Н	X	NOP	Nop		
Register	L	Н	Н	L	X	BST	ILLEGAL		
Accessing	L	Н	L	Χ	X	READ/WRIT	ILLEGAL		
9	L	L	Χ	Χ	Х	ACT/PRE/PALL/ REF/SELF/MRS	ILLEGAL		

Remark H = High level, L = Low level, X = High or Low level (Don't care), AP = Auto Pre-charge

- Note 7: All entries assume that CKE was active (High level) during the preceding clock cycle.
- **Note 8:** If all banks are idle, and CKE is inactive (Low level), SDRAM will enter Power down mode. All input buffers except CKE will be disabled.
- Note 9: Illegal to bank in specified states;

Function may be legal in the bank indicated by Bank Address (BA), depending on the state of that bank.

- **Note 10:** If all banks are idle, and CKE is inactive (Low level), SDRAM will enter Self refresh mode. All input buffers except CKE will be disabled.
- Note 11: Illegal if t_{RCD} is not satisfied.
- Note 12: Illegal if t_{RAS} is not satisfied.
- Note 13: Must satisfy burst interrupt condition.
- Note 14: Must satisfy bus contention, bus turn around, and/or write recovery requirements.
- Note 15: Must mask preceding data which don't satisfy tDPL.
- Note 16: Illegal if t_{RRD} is not satisfied.

5. Command Truth Table for CKE

Current State		KE	/CS	/R	/C	/W	Addr.	Action			
	n-1	n						INVALID, CLK(n-1) would exit self			
	Н	Х	Х	Х	Х	Х	Х	refresh			
	L	Н	Н	Х	Х	Х	Х	Self refresh recovery			
Self Refresh	L	Н	L	Н	Н	Χ	Χ	Self refresh recovery			
	L	Н	L	Н	L	Χ	Х	ILLEGAL			
	L	Н	L	L	Χ	Х	Х	ILLEGAL			
	L	L	Х	Χ	Χ	Х	Х	Maintain self refresh			
	Н	Η	Н	Χ	Χ	Χ	X	Idle after t _{RC}			
	Н	Н	L	Н	Н	Χ	Χ	Idle after t _{RC}			
	Н	Н	L	Н	L	Χ	X	ILLEGAL			
Self Refresh	Н	Н	L	L	Χ	Χ	Χ	ILLEGAL			
Recovery	Н	L	Н	Χ	Χ	Χ	X	ILLEGAL			
	Н	L	L	Н	Н	Χ	Χ	ILLEGAL			
	Н	L	L	Н	L	Χ	X	ILLEGAL			
	Н	L	L	L	Χ	Χ	Χ	ILLEGAL			
Davis Davis	Н	Х	Х	Х	Х	Х	Х	INVALID, CLK(n-1) would exit power down			
Power Down	L	Н	Χ	Х	Χ	Х	Χ	Exit power down → Idle			
	L	L	Χ	Χ	Χ	Х	Χ	Maintain power down mode			
	Н	Н	Н	Х	Χ	Х		Refer to operations in Operative			
	Н	Н	L	Н	Χ	Χ		Command Table			
	Н	Н	L	L	Н	Χ					
	Н	Н	L	L	L	Н	X	Refresh			
	Н	Н	L	L	L	L	Op-Code				
Both Banks	Н	L	Н	Х	X	X		Refer to operations in Operative			
Idle	Н	L	L	Н	X	X		Command Table			
	Н	L	L	L	Н	Х		Solf rofrosh (Note 17)			
	Н	L	L	L	L	Н	Х	Sell lellesit			
	Н	L	L	L	L	L	Op-Code	Refer to operations in Operative Command Table			
	L	Χ	Χ	Х	Х	Х	Χ	Power down (Note 17)			
Row Active	Н	Х	Х	Х	Х	Х	Х	Refer to operations in Operative Command Table			
	L	Χ	Χ	Х	Х	Х	Χ	Power down (Note 17)			
	Н	Н	Х	Х	Х	Х		Refer to operations in Operative Command Table			
Any State Other than Listed above	Н	L	Х	Х	Х	Х	Х	Begin clock suspend next cycle (Note 18)			
	L	Н	Х	Х	Х	Х	Х	Exit clock suspend next cycle			
	L	L	Χ	Х	Х	Х	Х	Maintain clock suspend			

Remark: H = High level, L = Low level, X = High or Low level (Don't care)

Notes 17: Self refresh can be entered only from the both banks idle state.

Power down can be entered only from both banks idle or row active state.

Notes 18: Must be legal command as defined in Operative Command Table

Package Description

Package Type: 54Ball FBGA

