



### Power MOSFET

PRODUCT SUMMARY	
V <sub>DS</sub> (V)	600
R <sub>DS(on)</sub> (Ω)	V <sub>GS</sub> = 10 V   4.4
Q <sub>g</sub> (Max.) (nC)	18
Q <sub>gs</sub> (nC)	3.0
Q <sub>gd</sub> (nC)	8.9
Configuration	Single

#### FEATURES

- Dynamic dV/dt Rating
- Repetitive Avalanche Rated
- Surface Mount (IRFRC20/SiHFRC20)
- Straight Lead (IRFUC20/SiHFUC20)
- Available in Tape and Reel
- Fast Switching
- Ease of Paralleling
- Lead (Pb)-free Available





Available  
**RoHS\***  
COMPLIANT

DPAK  
(TO-252)



IPAK  
(TO-251)



N-Channel MOSFET

#### DESCRIPTION

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The D PAK is designed for surface mounting using vapor phase, infrared, or wave soldering techniques. The straight lead version (IRFUC/SiHFUC series) is for through-hole mounting applications. Power dissipation levels up to 1.5 W are possible in typical surface mount applications.

#### ORDERING INFORMATION

Package	DPAK (TO-252)	DPAK (TO-252)	DPAK (TO-252)	DPAK (TO-252)	IPAK (TO-251)
Lead (Pb)-free	IRFRC20PbF	IRFRC20TRLPbF <sup>a</sup>	IRFRC20TRPbF <sup>a</sup>	IRFRC20TRRPbF <sup>a</sup>	IRFUC20PbF
	SiHFRC20-E3	SiHFRC20TL-E3 <sup>a</sup>	SiHFRC20T-E3 <sup>a</sup>	SiHFRC20TR-E3 <sup>a</sup>	SiHFUC20-E3
SnPb	IRFRC20	IRFRC20TRL <sup>a</sup>	IRFRC20TR <sup>a</sup>	IRFRC20TRR <sup>a</sup>	IRFUC20
	SiHFRC20	SiHFRC20TL <sup>a</sup>	SiHFRC20T <sup>a</sup>	SiHFRC20TR <sup>a</sup>	SiHFUC20

#### Note

a. See device orientation.



#### ABSOLUTE MAXIMUM RATINGS T<sub>C</sub> = 25 °C, unless otherwise noted

PARAMETER	SYMBOL	LIMIT	UNIT
Drain-Source Voltage	V <sub>DS</sub>	600	V
Gate-Source Voltage	V <sub>GS</sub>	± 20	
Continuous Drain Current	V <sub>GS</sub> at 10 V	T <sub>C</sub> = 25 °C	A
		T <sub>C</sub> = 100 °C	
Pulsed Drain Current <sup>a</sup>	I <sub>DM</sub>	8.0	W/°C
Linear Derating Factor		0.33	
Linear Derating Factor (PCB Mount) <sup>e</sup>		0.020	
Single Pulse Avalanche Energy <sup>b</sup>	E <sub>AS</sub>	450	mJ
Repetitive Avalanche Current <sup>a</sup>	I <sub>AR</sub>	2.0	A
Repetitive Avalanche Energy <sup>a</sup>	E <sub>AR</sub>	4.2	mJ
Maximum Power Dissipation	P <sub>D</sub>	T <sub>C</sub> = 25 °C	W
		T <sub>A</sub> = 25 °C	
Maximum Power Dissipation (PCB Mount) <sup>e</sup>		2.5	
Peak Diode Recovery dV/dt <sup>c</sup>	dV/dt	3.0	V/ns
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	- 55 to + 150	°C
Soldering Recommendations (Peak Temperature)	for 10 s	260 <sup>d</sup>	

THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient	$R_{thJA}$	-	-	110	°C/W
Maximum Junction-to-Ambient (PCB Mount) <sup>a</sup>	$R_{thJA}$	-	-	50	
Maximum Junction-to-Case (Drain)	$R_{thJC}$	-	-	3.0	

**Note**

a. When mounted on 1" square PCB (FR-4 or G-10 material).

SPECIFICATIONS $T_J = 25\text{ }^\circ\text{C}$ , unless otherwise noted							
PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX. UNIT	
<b>Static</b>							
Drain-Source Breakdown Voltage	$V_{DS}$	$V_{GS} = 0\text{ V}, I_D = 250\text{ }\mu\text{A}$		600	-	- V	
$V_{DS}$ Temperature Coefficient	$\Delta V_{DS}/T_J$	Reference to $25\text{ }^\circ\text{C}, I_D = 1\text{ mA}$		-	0.88	- $V/^\circ\text{C}$	
Gate-Source Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250\text{ }\mu\text{A}$		2.0	-	4.0 V	
Gate-Source Leakage	$I_{GSS}$	$V_{GS} = \pm 20\text{ V}$		-	-	$\pm 100\text{ nA}$	
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 600\text{ V}, V_{GS} = 0\text{ V}$		-	-	100 $\mu\text{A}$	
		$V_{DS} = 480\text{ V}, V_{GS} = 0\text{ V}, T_J = 125\text{ }^\circ\text{C}$		-	-	500 $\mu\text{A}$	
Drain-Source On-State Resistance	$R_{DS(on)}$	$V_{GS} = 10\text{ V}$	$I_D = 1.2\text{ A}^b$	-	-	4.4 $\Omega$	
Forward Transconductance	$g_{fs}$	$V_{DS} = 50\text{ V}, I_D = 1.2\text{ A}$		1.4	-	- S	
<b>Dynamic</b>							
Input Capacitance	$C_{iss}$	$V_{GS} = 0\text{ V}, V_{DS} = -25\text{ V}, f = 1.0\text{ MHz}, \text{ see fig. 5}$		-	350	-	
Output Capacitance	$C_{oss}$			-	48	-	pF
Reverse Transfer Capacitance	$C_{rss}$			-	8.6	-	
Total Gate Charge	$Q_g$	$V_{GS} = 10\text{ V}$	$I_D = 2.0\text{ A}, V_{DS} = 360\text{ V}, \text{ see fig. 6 and 13}^b$	-	-	18	
Gate-Source Charge	$Q_{gs}$			-	-	3.0	nC
Gate-Drain Charge	$Q_{gd}$			-	-	8.9	
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = 300\text{ V}, I_D = 2.0\text{ A}, R_G = 18\text{ }\Omega, R_D = 135\text{ }\Omega, \text{ see fig. 10}^b$		-	10	-	
Rise Time	$t_r$			-	23	-	ns
Turn-Off Delay Time	$t_{d(off)}$			-	30	-	
Fall Time	$t_f$			-	25	-	
Internal Drain Inductance	$L_D$	Between lead, 6 mm (0.25") from package and center of die contact 		-	4.5	-	
Internal Source Inductance	$L_S$			-	7.5	-	nH
<b>Drain-Source Body Diode Characteristics</b>							
Continuous Source-Drain Diode Current	$I_S$	MOSFET symbol showing the integral reverse p-n junction diode 		-	-	2.0	
Pulsed Diode Forward Current <sup>a</sup>	$I_{SM}$			-	-	8.0	A
Body Diode Voltage	$V_{SD}$	$T_J = 25\text{ }^\circ\text{C}, I_S = 2.0\text{ A}, V_{GS} = 0\text{ V}^b$		-	-	1.6 V	
Body Diode Reverse Recovery Time	$t_{rr}$	$T_J = 25\text{ }^\circ\text{C}, I_F = 2.0\text{ A}, dI/dt = 100\text{ A}/\mu\text{s}^b$		-	290	580 ns	
Body Diode Reverse Recovery Charge	$Q_{rr}$			-	0.67	1.3 $\mu\text{C}$	
Forward Turn-On Time	$t_{on}$	Intrinsic turn-on time is negligible (turn-on is dominated by $L_S$ and $L_D$ )					



KERSEMI

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Fig. 1 - Typical Output Characteristics,  $T_C = 25\text{ }^\circ\text{C}$




Fig. 3 - Typical Transfer Characteristics




Fig. 2 - Typical Output Characteristics,  $T_C = 150\text{ }^\circ\text{C}$




Fig. 4 - Normalized On-Resistance vs. Temperature




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit



Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform






Fig. 13b - Gate Charge Test Circuit

## Peak Diode Recovery $dV/dt$ Test Circuit



\*  $V_{GS} = 5 V$  for logic level devices

Fig. 14 - For N-Channel