



W24512A

64K × 8 HIGH SPEED CMOS STATIC RAM


GENERAL DESCRIPTION

The W24512A is a high speed, low power CMOS static RAM organized as 65536 × 8 bits that operates on a single 5-volt power supply. This device is manufactured using Winbond's high performance CMOS technology.


FEATURES

- High speed access time: 25 nS (max.)
- Low power consumption:
 - Active: 800 mW (max.)
- Single +5V power supply
- Fully static operation
- All inputs and outputs directly TTL compatible
- Three-state outputs
- Available packages: 32-pin 300 mil SOJ, 450 mil SOP, and standard type one TSOP (8 mm × 20 mm)

PIN CONFIGURATIONS



BLOCK DIAGRAM



PIN DESCRIPTION

SYMBOL	DESCRIPTION
A0–A15	Address Inputs
I/O1–I/O8	Data Inputs/Outputs
CS1, CS2	Chip Select Inputs
WE	Write Enable Input
OE	Output Enable Input
VDD	Power Supply
VSS	Ground
NC	No Connection

Publication Release Date: April 1997

Revision A3

TRUTH TABLE

CS1	CS2	OE	WE	MODE	I/O1–I/O8	VDD CURRENT
H	X	X	X	Not Selected	High Z	ISB, ISB1
X	L	X	X	Not Selected	High Z	ISB, ISB1
L	H	H	H	Output Disable	High Z	IDD
L	H	L	H	Read	Data Out	IDD
L	H	X	L	Write	Data In	IDD

DC CHARACTERISTICS

Absolute Maximum Ratings

PARAMETER	RATING	UNIT
Supply Voltage to VSS Potential	-0.5 to +7.0	V
Input/Output to VSS Potential	-0.5 to VDD +0.5	V
Allowable Power Dissipation	1.0	W
Storage Temperature	-65 to +150	°C
Operating Temperature	0 to +70	°C

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

Operating Characteristics

(VDD = 5V ±10%, VSS = 0V, TA = 0 to 70° C)

PARAMETER	SYM.	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input Low Voltage	VIL	-	-0.5	-	+0.8	V
Input High Voltage	VIH	-	+2.2	-	VDD +0.5	V
Input Leakage Current	ILI	VIN = VSS to VDD	-10	-	+10	μA
Output Leakage Current	ILO	VIO = VSS to VDD CS1 = VIH (min.) or CS2 = VIL (max.) or OE = VIH (min.) or WE = VIL (max.)	-10	-	+10	μA
Output Low Voltage	VOL	IOL = +8.0 mA	-	-	0.4	V
Output High Voltage	VOH	IOH = -4.0 mA	2.4	-	-	V
Operating Power Supply Current	IDD	CS1 = VIL (max.), CS2 = VIH (min.) I/O = 0mA, Cycle = min Duty = 100%	-	-	160	mA
Standby Power Supply Current	ISB	CS1 = VIH (min.) or CS2 = VIL (max.) Cycle = min, Duty = 100%	-	-	30	mA
	ISB1	CS1 ≥ VDD -0.2V or CS2 ≤ 0.2V	-	-	10	mA

Note: Typical characteristics are at VDD = 5V, TA = 25° C.

CAPACITANCE

($V_{DD} = 5V$, $T_A = 25^\circ C$, $f = 1\text{ MHz}$)

PARAMETER	SYM.	CONDITIONS	MAX.	UNIT
Input Capacitance	C_{IN}	$V_{IN} = 0V$	8	pF
Input/Output Capacitance	$C_{I/O}$	$V_{OUT} = 0V$	10	pF


Note: These parameters are sampled but not 100% tested.

AC CHARACTERISTICS

AC Test Conditions

PARAMETER	CONDITIONS
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	5 nS
Input and Output Timing Reference Level	1.5V
Output Load	$C_L = 30\text{ pF}$, $I_{OH}/I_{OL} = -4\text{ mA}/8\text{ mA}$

AC Test Loads and Waveform



AC Characteristics, continued
(V_{DD} = 5V ±10%, V_{SS} = 0V, T_A = 0 to 70° C)

Read Cycle

PARAMETER		SYM.	W24512A-25		UNIT
			MIN.	MAX.	
Read Cycle Time		TRC	25	-	nS
Address Access Time		TAA	-	25	nS
Chip Select Access Time	$\overline{\text{CS1}}$	TACS1	-	25	nS
	$\overline{\text{CS2}}$	TACS2	-	25	nS
Output Enable to Output Valid		TAOE	-	12	nS
Chip Selection to Output in Low Z	$\overline{\text{CS1}}$	TCLZ1*	3	-	nS
	$\overline{\text{CS2}}$	TCLZ2*	3	-	nS
Output Enable to Output in Low Z		TOLZ*	0	-	nS
Chip Deselection to Output in High Z	$\overline{\text{CS1}}$	TCHZ1*	-	12	nS
	$\overline{\text{CS2}}$	TCHZ2*	-	12	nS
Output Disable to Output in High Z		TOHZ*	-	12	nS
Output Hold from Address Change		TOH	3	-	nS


* These parameters are sampled but not 100% tested.

Write Cycle

PARAMETER		SYM.	W24512A-25		UNIT
			MIN.	MAX.	
Write Cycle Time		TWC	25	-	nS
Chip Selection to End of Write	$\overline{\text{CS1}}$	TCW1	18	-	nS
	$\overline{\text{CS2}}$	TCW2	18	-	nS
Address Valid to End of Write		TAW	18	-	nS
Address Setup Time		TAS	0	-	nS
Write Pulse Width		TWP	15	-	nS
Write Recovery Time	$\overline{\text{CS1}}, \overline{\text{WE}}$	TWR1	0	-	nS
	$\overline{\text{CS2}}$	TWR2	0	-	nS
Data Valid to End of Write		TDW	12	-	nS
Data Hold from End of Write		TDH	0	-	nS
Write to Output in High Z		TWHZ*	-	12	nS
Output Disable to Output in High Z		TOHZ*	-	12	nS
Output Active from End of Write		TOW	0	-	nS

* These parameters are sampled but not 100% tested.

(Address Controlled)



The diagram illustrates the timing relationships for a 2-wire CAN bus. It features three horizontal signal lines: CS1 (top), CS2 (middle), and D_OU (bottom). The CS1 and CS2 lines show hatched regions representing signal transitions. The D_OU line shows a sequence of events, including a transition from high to low and back to high, with a hatched region indicating a specific time interval. Vertical lines mark the boundaries of these events. Time intervals are labeled as follows: T_{ACS1} (Active Low Setup Time for CS1), T_{CHZ1} (Active Low Hold Time for CS1), T_{ACS2} (Active Low Setup Time for CS2), T_{CHZ2} (Active Low Hold Time for CS2), T_{CLZ1} (Low Setup Time for D_OU), and T_{CLZ2} (Low Hold Time for D_OU).


The timing diagram illustrates the relationship between the Address, OE (Output Enable), CS1 (Chip Select 1), CS2 (Chip Select 2), and DOUT (Data Output) signals. The signals are shown as digital waveforms with specific timing parameters labeled:

- Address:** The input address signal. The duration of the valid address is labeled T_{RC} .
- OE (Output Enable):** The output enable signal. The time from the falling edge of OE to the output becoming high-impedance is T_{AA} . The time from the rising edge of OE to the output becoming high-impedance is T_{OH} .
- CS1 (Chip Select 1):** The first chip select signal. The time from the falling edge of CS1 to the output becoming high-impedance is T_{AOE} . The time from the rising edge of CS1 to the output becoming high-impedance is T_{OLZ} .
- CS2 (Chip Select 2):** The second chip select signal. The time from the falling edge of CS2 to the output becoming high-impedance is T_{ACS1} . The time from the rising edge of CS2 to the output becoming high-impedance is T_{CHZ1} .
- DOUT (Data Output):** The data output signal. The time from the falling edge of CS2 to the output becoming high-impedance is T_{ACS2} . The time from the rising edge of CS2 to the output becoming high-impedance is T_{CHZ2} . The time from the falling edge of CS2 to the output becoming high-impedance is T_{CLZ2} . The time from the rising edge of CS2 to the output becoming high-impedance is T_{CHZ2} . The time from the falling edge of CS2 to the output becoming high-impedance is T_{CLZ2} .

Timing Waveforms, continued


Write Cycle 1

(OE Clock)



Write Cycle 2

(OE = VIL Fixed)



Notes:

1. During this period, I/O pins are in the output state, so input signals of opposite phase to the outputs should not be applied.
2. The data output from DOUT are the same as the data written to DIN during the write cycle.
3. DOUT provides the read data for the next address.
4. Transition is measured ± 500 mV from steady state with $C_L = 5$ pF. This parameter is guaranteed but not 100% tested.



ORDERING INFORMATION


PART NO.	ACCESS TIME (nS)	OPERATING CURRENT MAX. (mA)	STANDBY CURRENT MAX. (mA)	PACKAGE
W24512AS-25	25	160	10	450 mil SOP
W24512AT-25	25	160	10	Standard type one TSOP
W24512AJ-25	25	160	10	300 mil SOJ

Notes:


1. Winbond reserves the right to make changes to its products without prior notice.
2. Purchasers are responsible for performing appropriate quality assurance testing on products intended for use in applications where personal injury might occur as a consequence of product failure.

PACKAGE DIMENSIONS

32-pin SO Wide Body




32-pin SOJ



Package Dimensions, continued

32-pin Standard Type One TSOP



Symbol	Dimension in Inches			Dimension in mm		
	Min.	Nom.	Max.	Min.	Nom.	Max.
A	—	—	0.047	—	—	1.20
A ₁	0.002	—	0.006	0.05	—	0.15
A ₂	0.037	0.039	0.041	0.95	1.00	1.05
b	0.007	0.008	0.009	0.17	0.20	0.23
c	0.005	0.006	0.007	0.12	0.15	0.17
D	0.720	0.724	0.728	18.30	18.40	18.50
E	0.311	0.315	0.319	7.90	8.00	8.10
H _D	0.780	0.787	0.795	19.80	20.00	20.20
e	—	0.020	—	—	0.50	—
L	0.016	0.020	0.024	0.40	0.50	0.60
L ₁	—	0.031	—	—	0.80	—
Y	0.000	—	0.004	0.00	—	0.10
q	1	3	5	1	3	5

Controlling dimension: Millimeter

**Headquarters**

No. 4, Creation Rd. III,
Science-Based Industrial Park,
Hsinchu, Taiwan
TEL: 886-3-5770066
FAX: 886-3-5792647
<http://www.winbond.com.tw/>
Voice & Fax-on-demand: 886-2-7197006

Taipei Office

11F, No. 115, Sec. 3, Min-Sheng East Rd.,
Taipei, Taiwan
TEL: 886-2-7190505
FAX: 886-2-7197502

Winbond Electronics (H.K.) Ltd.

Rm. 803, World Trade Square, Tower II,
123 Hoi Bun Rd., Kwun Tong,
Kowloon, Hong Kong
TEL: 852-27513100
FAX: 852-27552064

Winbond Electronics North America Corp.

Winbond Memory Lab.
Winbond Microelectronics Corp.
Winbond Systems Lab.

2727 N. First Street, San Jose,
CA 95134, U.S.A.
TEL: 1-408-9436666
FAX: 1-408-5441798

Note: All data and specifications are subject to change without notice.