



## TVS1401 14-V Bidirectional Flat-Clamp Surge Protection Device

### 1 Features

- Protection Against 1 kV, 42  $\Omega$  IEC 61000-4-5 Surge Test for Industrial Signal Lines
- Bidirectional Polarity Enables Protection Against Bipolar Signaling or Miswiring Conditions
- Clamping Voltage of 20.5 V at 30 A of 8/20  $\mu$ s Surge Current
- Standoff Voltage:  $\pm 14$  V
- Small 3-mm x 3-mm SON Footprint
- Survives Over 5,000 Repetitive Strikes of 30 A 8/20  $\mu$ s Surge Current at 125°C
- Robust Surge Protection
  - IEC61000-4-5 (8/20  $\mu$ s): 30 A
  - IEC61643-321 (10/1000  $\mu$ s): 6 A
- Low Leakage Current
  - 1.1 nA Typical at 27°C
  - 260 nA Maximum at 85°C
- Low Capacitance: 68 pF
- Integrated Level 4 IEC 61000-4-2 ESD Protection

### 2 Applications

- Industrial Sensor I/O
- Solid State Drives
- Motor Drives
- 12 V Power Lines
- Appliances
- Medical Equipment
- Electrical Grid Protection and Control

### 3 Description

The TVS1401 device shunts up to 30 A of IEC 61000-4-5 fault current to protect systems from high power transients or lightning strikes. The device survives the common industrial signal line EMC requirement of 1 kV IEC 61000-4-5 open circuit voltage coupled through a 42- $\Omega$  impedance. The TVS1401 uses a feedback mechanism to ensure precise flat clamping during a fault, keeping system exposure lower than traditional TVS diodes. The tight voltage regulation allows designers to confidently select system components with a lower voltage tolerance, lowering system costs and complexity without sacrificing robustness. The TVS1401 has a  $\pm 14$  V operating range to enable operation in systems that require protection against reverse wiring conditions.

In addition, the TVS1401 is available in a small SON footprint which is designed for space constrained applications, offering a significant size reduction compared to standard SMA and SMB packages. Low device leakage and capacitance ensure a minimal effect on the protected line. To ensure robust protection over the lifetime of the product, TI tests the TVS1401 against 5,000 repetitive surge strikes at 125°C with no shift in device performance.


The TVS1401 is part of TI's Flat-Clamp family of surge devices. For a deeper look at the Flat-Clamp family, refer to [Flat-Clamp Surge Protection Technology for Efficient System Protection](#) white paper.

#### Device Information<sup>(1)</sup>


| PART NUMBER | PACKAGE | BODY SIZE (NOM)   |
|-------------|---------|-------------------|
| TVS1401     | SON (8) | 3.00 mm x 3.00 mm |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Voltage Clamp Response to 8/20- $\mu$ s Surge Event



#### Functional Block Diagram



## Table of Contents

|                                                |          |                                                                  |           |
|------------------------------------------------|----------|------------------------------------------------------------------|-----------|
| <b>1 Features</b> .....                        | <b>1</b> | 8.3 Feature Description .....                                    | 8         |
| <b>2 Applications</b> .....                    | <b>1</b> | 8.4 Device Functional Modes .....                                | 8         |
| <b>3 Description</b> .....                     | <b>1</b> | <b>9 Application and Implementation</b> .....                    | <b>10</b> |
| <b>4 Revision History</b> .....                | <b>2</b> | 9.1 Application Information .....                                | 10        |
| <b>5 Device Comparison Table</b> .....         | <b>3</b> | 9.2 Typical Application .....                                    | 10        |
| <b>6 Pin Configuration and Functions</b> ..... | <b>4</b> | <b>10 Power Supply Recommendations</b> .....                     | <b>11</b> |
| <b>7 Specifications</b> .....                  | <b>5</b> | <b>11 Layout</b> .....                                           | <b>12</b> |
| 7.1 Absolute Maximum Ratings .....             | 5        | 11.1 Layout Guidelines .....                                     | 12        |
| 7.2 ESD Ratings - JEDEC .....                  | 5        | 11.2 Layout Example .....                                        | 12        |
| 7.3 ESD Ratings - IEC .....                    | 5        | <b>12 Device and Documentation Support</b> .....                 | <b>13</b> |
| 7.4 Recommended Operating Conditions .....     | 5        | 12.1 Documentation Support .....                                 | 13        |
| 7.5 Thermal Information .....                  | 5        | 12.2 Receiving Notification of Documentation Updates .....       | 13        |
| 7.6 Electrical Characteristics .....           | 6        | 12.3 Community Resources .....                                   | 13        |
| 7.7 Typical Characteristics .....              | 7        | 12.4 Trademarks .....                                            | 13        |
| <b>8 Detailed Description</b> .....            | <b>8</b> | 12.5 Electrostatic Discharge Caution .....                       | 13        |
| 8.1 Overview .....                             | 8        | 12.6 Glossary .....                                              | 13        |
| 8.2 Functional Block Diagram .....             | 8        | <b>13 Mechanical, Packaging, and Orderable Information</b> ..... | <b>13</b> |

## 4 Revision History


| Changes from Original (September 2018) to Revision A        | Page     |
|-------------------------------------------------------------|----------|
| • Changed from Advance Information to Production Data ..... | <b>1</b> |

## 5 Device Comparison Table

| DEVICE                  | $V_{rwm}$ | $V_{clamp}$ at $I_{pp}$ | $I_{pp}$ (8/20 $\mu$ s) | Leakage @ $V_{rwm}$ | POLARITY       | Package                 |
|-------------------------|-----------|-------------------------|-------------------------|---------------------|----------------|-------------------------|
| <a href="#">TVS0500</a> | 5         | 9.2 V                   | 43 A                    | 0.07 nA             | Unidirectional | DRV (SON-6)             |
| <a href="#">TVS0701</a> | 7         | 11 V                    | 30 A                    | 0.25 nA             | Bidirectional  | DRB (SON-8)             |
| <a href="#">TVS1400</a> | 14        | 18.6 V                  | 43 A                    | 2 nA                | Unidirectional | DRV (SON-6)             |
| <a href="#">TVS1401</a> | 14        | 20.5 V                  | 30 A                    | 1.1 nA              | Bidirectional  | DRB (SON-8)             |
| <a href="#">TVS1800</a> | 18        | 22.8 V                  | 40 A                    | 0.3 nA              | Unidirectional | DRV (SON-6)             |
| <a href="#">TVS1801</a> | 18        | 27.4 V                  | 30 A                    | 0.4 nA              | Bidirectional  | DRB (SON-8)             |
| <a href="#">TVS2200</a> | 22        | 27.7 V                  | 40 A                    | 3.2 nA              | Unidirectional | DRV (SON-6)             |
| <a href="#">TVS2201</a> | 22        | 29.6 V                  | 30 A                    | 2 nA                | Bidirectional  | DRB (SON-8)             |
| <a href="#">TVS2700</a> | 27        | 32.5 V                  | 40 A                    | 1.7 nA              | Unidirectional | DRV (SON-6)             |
| <a href="#">TVS2701</a> | 27        | 34 V                    | 27 A                    | 0.8 nA              | Bidirectional  | DRB (SON-8)             |
| <a href="#">TVS3300</a> | 33        | 38 V                    | 35 A                    | 19 nA               | Unidirectional | DRV (SON-6), YZF (WCSP) |
| <a href="#">TVS3301</a> | 33        | 40 V                    | 27 A                    | 2.5 nA              | Bidirectional  | DRB (SON-8)             |

## 6 Pin Configuration and Functions

**DRB Package  
8-Pin SON  
Top View**



**Pin Functions**

| PIN   |                     | TYPE | DESCRIPTION                          |
|-------|---------------------|------|--------------------------------------|
| NAME  | DRB                 |      |                                      |
| IN    | 1, 2, 3, 4          | IN   | Surge Protected Channel              |
| GND   | 5, 6, 7, 8          | GND  | Ground                               |
| FLOAT | Exposed Thermal Pad | NC   | Exposed Thermal Pad Must Be Floating |

## 7 Specifications

### 7.1 Absolute Maximum Ratings

 $T_A = 27^{\circ}\text{C}$  (unless otherwise noted)<sup>(1)</sup>

|               |                                                                          | MIN | MAX      | UNIT               |
|---------------|--------------------------------------------------------------------------|-----|----------|--------------------|
| Maximum Surge | IEC 61000-4-5 Current (8/20 $\mu\text{s}$ ), $T_A < 125^{\circ}\text{C}$ |     | $\pm 30$ | A                  |
|               | IEC 61000-4-5 Power (8/20 $\mu\text{s}$ )                                |     | 600      | W                  |
|               | IEC 61643-321 Current (10/1000 $\mu\text{s}$ )                           |     | $\pm 6$  | A                  |
|               | IEC 61643-321 Power (10/1000 $\mu\text{s}$ )                             |     | 120      | W                  |
| EFT           | IEC 61000-4-4 EFT Protection                                             |     | $\pm 80$ | A                  |
| $I_{BR}$      | DC Current                                                               |     | 45       | mA                 |
| $T_A$         | Ambient Operating Temperature                                            | -40 | 125      | $^{\circ}\text{C}$ |
| $T_{stg}$     | Storage Temperature                                                      | -65 | 125      | $^{\circ}\text{C}$ |

- (1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 ESD Ratings - JEDEC

|             |                         |                                                                                          | VALUE      | UNIT |
|-------------|-------------------------|------------------------------------------------------------------------------------------|------------|------|
| $V_{(ESD)}$ | Electrostatic discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>              | $\pm 2000$ | V    |
|             |                         | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup> | $\pm 500$  |      |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 ESD Ratings - IEC

|             |                         |                                 | VALUE    | UNIT |
|-------------|-------------------------|---------------------------------|----------|------|
| $V_{(ESD)}$ | Electrostatic discharge | IEC 61000-4-2 contact discharge | $\pm 8$  | kV   |
|             |                         | IEC 61000-4-2 air-gap discharge | $\pm 15$ |      |

### 7.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

|           |                           | MIN | NOM      | MAX | UNIT |
|-----------|---------------------------|-----|----------|-----|------|
| $V_{RWM}$ | Reverse Stand-Off Voltage |     | $\pm 14$ |     | V    |

### 7.5 Thermal Information

| THERMAL METRIC <sup>(1)</sup> |                                              | TVS1401   | UNIT |
|-------------------------------|----------------------------------------------|-----------|------|
|                               |                                              | DRB (SON) |      |
|                               |                                              | 8 PINS    |      |
| R <sub>qJA</sub>              | Junction-to-ambient thermal resistance       | 52.0      | °C/W |
| R <sub>qJC(top)</sub>         | Junction-to-case (top) thermal resistance    | 56.1      | °C/W |
| R <sub>qJB</sub>              | Junction-to-board thermal resistance         | 24.9      | °C/W |
| Y <sub>JT</sub>               | Junction-to-top characterization parameter   | 2.1       | °C/W |
| Y <sub>JB</sub>               | Junction-to-board characterization parameter | 24.8      | °C/W |
| R <sub>qJC(bot)</sub>         | Junction-to-case (bottom) thermal resistance | 9.8       | °C/W |

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

**TVS1401**

SLVSEQ2A – SEPTEMBER 2018 – REVISED DECEMBER 2018


[www.ti.com](http://www.ti.com)

## 7.6 Electrical Characteristics


over operating free-air temperature range (unless otherwise noted)

| PARAMETER   |                                             | TEST CONDITIONS                                                                                                              | MIN  | TYP  | MAX   | UNIT             |
|-------------|---------------------------------------------|------------------------------------------------------------------------------------------------------------------------------|------|------|-------|------------------|
| $I_{LEAK}$  | Leakage Current                             | Measured at $V_{IN} = \pm V_{RWM}$ , $T_A = 27^\circ\text{C}$                                                                |      | 1.1  | 30    | nA               |
|             |                                             | Measured at $V_{IN} = \pm V_{RWM}$ , $T_A = 85^\circ\text{C}$                                                                |      |      | 260   |                  |
| $V_{BR}$    | Break-down Voltage                          | $I_{IN} = \pm 1\text{mA}$                                                                                                    | 17.1 | 17.6 |       | V                |
| $V_{CLAMP}$ | Clamp Voltage                               | $\pm I_{PP}$ IEC 61000-4-5 Surge (8/20 $\mu\text{s}$ ), $V_{IN} = 0\text{ V}$ before surge, $T_A = 27^\circ\text{C}$         |      | 20.5 | 22.2  | V                |
|             |                                             | $\pm I_{PP}$ IEC 61000-4-5 Surge (8/20 $\mu\text{s}$ ), $V_{IN} = \pm V_{RWM}$ before surge, $T_A = 125^\circ\text{C}$       |      |      | 23.55 |                  |
| $R_{DYN}$   | 8/20 $\mu\text{s}$ surge dynamic resistance | Calculated from $V_{CLAMP}$ at $.5 \cdot I_{PP}$ and $I_{PP}$ surge current, $T_A = 25^\circ\text{C}$                        |      | 70   |       | m $\Omega$       |
| $C_{IN}$    | Input pin capacitance                       | $V_{IN} = V_{RWM}$ , $f = 1\text{ MHz}$ , 30 mV $_{pp}$ , IO to GND                                                          |      | 68   |       | pF               |
| SR          | Maximum Slew Rate                           | 0- $\pm V_{RWM}$ rising edge, sweep rise time and measure slew rate when $I_{PEAK} = 1\text{ mA}$ , $T_A = 27^\circ\text{C}$ |      | 2.5  |       | V/ $\mu\text{s}$ |
|             |                                             | 0- $\pm V_{RWM}$ rising edge, sweep rise time and measure slew rate when $I_{PEAK} = 1\text{ mA}$ , $T_A = 85^\circ\text{C}$ |      | 1    |       |                  |


## 7.7 Typical Characteristics




**Figure 1. 8/20  $\mu$ s Surge Response at 30 A**




**Figure 2. 8/20  $\mu$ s Surge Clamping Response at 30 A**




**Figure 3. Capacitance vs Voltage Bias**



**Figure 4. Leakage Current vs Temperature at  $\pm 14$  V**



**Figure 5. Breakdown Voltage (1 mA) vs Temperature**




**Figure 6. Dynamic Leakage vs Signal Slew Rate across Temperature**

## 8 Detailed Description

### 8.1 Overview

The TVS1401 is a bidirectional precision clamp with two integrated FETs driven by a feedback loop to tightly regulate the input voltage during an overvoltage event. This feedback loop leads to a very low dynamic resistance, giving a flat clamping voltage during transient overvoltage events like a surge.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

The TVS1401 is a precision clamp that handles  $\pm 30$  A of IEC 61000-4-5 8/20  $\mu$ s surge pulse. The flat clamping feature helps keep the clamping voltage very low to keep the downstream circuits from being stressed. The flat clamping feature can also help end-equipment designers save cost by opening up the possibility to use lower-cost, lower voltage tolerant downstream ICs. This device provides a bidirectional operating range, with a symmetrical  $V_{RWM}$  of  $\pm 14$  V, which is designed for applications that have bipolar input signals or that must withstand reverse wiring conditions. The TVS1401 has minimal leakage at  $V_{RWM}$  designed for applications where low leakage and power dissipation is a necessity. Built-in IEC 61000-4-2 and IEC 61000-4-4 ratings make it a robust protection solution for ESD and EFT events, and the TVS1401 wide ambient temperature range of  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  enables usage in harsh industrial environments.

### 8.4 Device Functional Modes

#### 8.4.1 Protection Specifications

The TVS1401 is specified according to both the IEC 61000-4-5 and IEC 61643-321 standards. This enables usage in systems regardless of which standard is required by relevant product standards or best matches measured fault conditions. The IEC 61000-4-5 standard requires protection against a pulse with a rise time of 8  $\mu$ s and a half-length of 20  $\mu$ s, while the IEC 61643-321 standard requires protection against a much longer pulse with a rise time of 10  $\mu$ s and a half-length of 1000  $\mu$ s.

## Device Functional Modes (continued)

The positive and negative surges are imposed to the TVS1401 by a combination wave generator (CWG) with a 2- $\Omega$  coupling resistor at different peak voltage levels. For powered-on transient tests that need power supply bias, inductances are used to decouple the transient stress and protect the power supply. The TVS1401 is post-tested by assuring that there is no shift in device breakdown or leakage at  $V_{RWM}$ .

In addition, the TVS1401 has been tested according to IEC 61000-4-5 to pass a  $\pm 1$ -kV surge test through a 42- $\Omega$  coupling resistor and a 0.5- $\mu$ F capacitor. This test is a common test requirement for industrial signal I/O lines and the TVS1401 precision clamp can be used in applications that have that requirement.

The TVS1401 integrates IEC 61000-4-2 level 4 ESD Protection and 80 A of IEC 61000-4-4 EFT Protection. These combine to ensure that the device can protect against most common transient test requirements.

For more information on TI's test methods for Surge, ESD, and EFT testing, refer to the [TI's IEC 61000-4-x Tests for TI's Protection Devices](#) application report.

### 8.4.2 Reliability Testing

To ensure device reliability, the TVS1401 is characterized against 5,000 repetitive pulses of 25-A IEC 61000-4-5 8/20- $\mu$ s surge pulses at 125°C. The test is performed with less than 10 seconds between each pulse at high temperature to simulate worst-case scenarios for fault regulation. After each surge pulse, the TVS1401 clamping voltage, breakdown voltage, and leakage are recorded to ensure that there is no variation or performance degradation. By ensuring robust, reliable, high temperature protection, the TVS1401 enables fault protection in applications that must withstand years of continuous operation with no performance change.

### 8.4.3 Zero Derating

Unlike traditional diodes, the TVS1401 has zero derating of maximum power dissipation and ensures robust performance up to 125°C. Traditional TVS diodes lose up to 50% of their current carrying capability when at high temperatures, so a surge pulse above 85°C ambient can cause failures that are not seen at room temperature. The TVS1401 prevents this so the designer can see the surge protection regardless of temperature. Because of this, Flat-Clamp devices can provide robust protection against surge pulses that occur at high ambient temperatures, as shown in TI's [TVS Surge Protection in High-Temperature Environments](#) application report.

### 8.4.4 Bidirectional Operation

The TVS1401 is a bidirectional TVS with a symmetrical operating region. This allows for operation with positive and negative voltages, rather than just positive voltages like the unidirectional TVS1400. This allows for single chip protection for applications where the signal is expected to operate below 0 V or where there is a need to withstand a large common-mode voltage. In addition, in many cases, there is a system requirement to be able to withstand reverse wiring conditions, in many cases where a high voltage signal is accidentally applied to the system ground and a ground is accidentally applied to the input terminal. This causes a large reverse voltage on the TVS diode that the device must be able to withstand. The TVS1401 is designed to not break down or see failures under reverse wiring conditions for applications that must withstand these miswiring issues.

#### NOTE

If the applied signal is not expected to go below 0 V, an unidirectional device will clamp much lower in the reverse direction and should be used. In this case, the recommended device would be the TVS1400.

### 8.4.5 Transient Performance

During large transient swings, the TVS1401 will begin clamping the input signal to protect downstream conditions. While this prevents damage during fault conditions, it can cause leakage when the intended input signal has a fast slew rate. To keep power dissipation low and remove the chance of signal distortion, TI recommends that the designer keep the slew rate of any input signal on the TVS1401 below 2.5 V/ $\mu$ s at room temperature and below 1 V/ $\mu$ s at 85°C as shown in [Figure 6](#). Faster slew rates will cause the device to clamp the input signal and draw current through the device for a few microseconds, increasing the rise time of the signal. This will not cause any harm to the system or to the device, however, it can cause device overheating if the fast input voltage swings occur regularly.

## 9 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The TVS1401 can be used to protect any power, analog, or digital signal from transient fault conditions caused by the environment or other electrical components.

### 9.2 Typical Application




Figure 7. TVS1401 Application Schematic

#### 9.2.1 Design Requirements

A typical operation for the TVS1401 would be protecting in a factory control application and protecting an analog input to an ADC input similar to Figure 7. In this example, the TVS1401 is protecting the input to an ADS8689, an ADC with an input voltage range of  $\pm 12.288$  V and an absolute maximum input voltage range of  $\pm 20$  V. Without any input protection, this input voltage will rise to hundreds of volts for multiple microseconds, and violate the absolute maximum input voltage and harm the device if a surge event is caused by lightning, coupling, ringing, or any other fault condition. TI's Flat-Clamp technology provides surge protection diodes that can maximize the useable voltage range at a safe level for the system.

#### 9.2.2 Detailed Design Procedure

If the TVS1401 is in place to protect the device, the voltage will rise to the breakdown of the diode at 17.6 V during a surge event. The TVS0701 will then turn on to shunt the surge current to ground. With the low dynamic resistance of the TVS1401, large amounts of surge current will have minimal impact on the clamping voltage. The dynamic resistance of the TVS1401 is around 70 m $\Omega$ , which means a 25-A surge current will cause a voltage raise of  $25 \text{ A} \times 70 \text{ m}\Omega = 1.75 \text{ V}$ . Because the device turns on at 17.6 V, this means the ADC input will be exposed to a maximum of  $17.6 \text{ V} + 1.75 \text{ V} = 19.35 \text{ V}$  during surge pulses, well within the ADS8689 absolute maximum to ensure robust protection of the circuit. The same magnitude of voltage will be seen during a negative pulse, still safely protecting the system.


## Typical Application (continued)

In addition, the low leakage and capacitance of the TVS1401 assures low input distortion. At 14 V, giving margin on the  $\pm 12.288$  V range of the ADS8689, the device will see typical 1.1-nA leakage, which will have minimal effect on the overall system. The TVS1401 low capacitance of 68 pF will also cause less effect on signal integrity compared to industry standard devices like the SMBJ14CA which has 1500 pF of capacitance and can cause up to 3 dB of THD attenuation in measured systems.

Finally, the small size of the device also improves fault protection by lowering the effect of fault current coupling onto neighboring traces. The small form factor of the TVS1401 allows the device to be placed extremely close to the input connector, which lowers the length of the path fault current going through the system compared to larger protection solutions.

### 9.2.3 Application Curves

When a surge is applied to a system with the TVS1401, the device will clamp the overvoltage to a safe level as shown in [Figure 8](#).



**Figure 8. TVS1401 Surge Clamping Response**

## 10 Power Supply Recommendations

The TVS1401 is a clamping device so there is no need to power it. To ensure the device functions properly, do not violate the recommended  $V_{IN}$  voltage range (-14 V to 14 V) .


## 11 Layout

### 11.1 Layout Guidelines

The optimum placement is close to the connector. EMI during an ESD event can couple from the tested trace to other nearby unprotected traces, which could result in system failures. The PCB designer must minimize the possibility of EMI coupling by keeping all unprotected traces away from protected traces between the TVS and the connector. Route the protected traces straight. Use rounded corners with the largest radii possible to eliminate any sharp corners on the protected traces between the TVS1401 and the connector. Electric fields tend to build up on corners, which could increase EMI coupling.

Ensure that the thermal pad on the layout is floating rather than grounded. Grounding the thermal pad will impede the operating range of the TVS1401 and can cause failures when the applied voltage is negative. A floating thermal pad allows the maximum operating range without sacrificing any transient performance.

### 11.2 Layout Example



**Figure 9. TVS1401 Layout**

## 12 Device and Documentation Support

### 12.1 Documentation Support

- [Flat-Clamp Surge Protection Technology for Efficient System Protection](#)
- [TI's IEC 61000--4-x Tests for TI's Protection Devices](#)
- [TVS Surge Protection in High-Temperature Environments](#)

### 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 12.4 Trademarks

E2E is a trademark of Texas Instruments.

### 12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 12.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

| Orderable Device | Status<br>(1) | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan<br>(2)            | Lead/Ball Finish<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples                 |
|------------------|---------------|--------------|--------------------|------|----------------|----------------------------|-------------------------|----------------------|--------------|-------------------------|-------------------------|
| TVS1401DRBR      | ACTIVE        | SON          | DRB                | 8    | 3000           | Green (RoHS<br>& no Sb/Br) | NIPDAU                  | Level-2-260C-1 YEAR  | -40 to 125   | 1PSP                    | <a href="#">Samples</a> |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**


\*All dimensions are nominal

| Device      | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| TVS1401DRBR | SON          | DRB             | 8    | 3000 | 330.0              | 12.4               | 3.3     | 3.3     | 1.1     | 8.0     | 12.0   | Q2            |

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal


| Device      | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|-------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TVS1401DRBR | SON          | DRB             | 8    | 3000 | 338.0       | 355.0      | 50.0        |

**DRB 8**

**GENERIC PACKAGE VIEW**


**VSON - 1 mm max height**

PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4203482/L



4218875/A 01/2018


## NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.


**DRB0008A**

**VSON - 1 mm max height**

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:20X



## SOLDER MASK DETAILS

4218875/A 01/2018

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

DRB0008A

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD  
84% PRINTED SOLDER COVERAGE BY AREA  
SCALE:25X

4218875/A 01/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html](http://www.ti.com/legal/termsofsale.html)) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2020, Texas Instruments Incorporated