TRIPLE OUTPUT LCD SUPPLY WITH LINEAR REGULATOR AND POWER GOOD

Check for Samples: TPS65140, TPS65141, TPS65145

FEATURES

- **2.7-V to 5.8-V Input Voltage Range**
- **1.6-MHz Fixed Switching Frequency**
- **3 Independent Adjustable Outputs**
- **Main Output up to 15 V With <1% Typical Output Voltage Accuracy**
- **Virtual Synchronous Converter Technology**
- **Negative Regulated Charge Pump Driver V_O2**
- **Positive Charge Pump Converter V_O3**
- **Auxiliary 3.3-V Linear Regulator Controller**
- **Internal Soft Start**
- **Internal Power-On Sequencing**
- **Fault Detection of all Outputs (TPS65140/45)**
- **No Fault Detection (TPS65141)**
- **Thermal Shutdown**
- **System Power Good**
- **Available in TSSOP-24 and QFN-24 PowerPAD™ Packages**

APPLICATIONS


- **TFT LCD Displays for Notebooks**
- **TFT LCD Displays for Monitors**
- **Portable DVD Players**
- **Tablet PCs**
- **Car Navigation Systems**
- **Industrial Displays**

DESCRIPTION

The TPS6514x series offers a compact and small power supply solution to provide all three voltages required by thin film transistor (TFT) LCD displays. The auxiliary linear regulator controller can be used to generate a 3.3-V logic power rail for systems powered by a 5-V supply rail only.

The main output V_O1 is a 1.6-MHz fixed frequency PWM boost converter providing the source drive voltage for the LCD display. The device is available in two versions with different internal switch current limits to allow the use of a smaller external inductor when lower output power is required. The TPS65140/41 has a typical switch current limit of 2.3 A and the TPS65145 has a typical switch current limit of 1.37 A. A fully integrated adjustable charge pump doubler/tripler provides the positive LCD gate drive voltage. An externally adjustable negative charge pump provides the negative gate drive voltage. Due to the high 1.6-MHz switching frequency of the charge pumps, inexpensive and small 220-nF capacitors can be used.

Additionally, the TPS6514x series has a system power good output to indicate when all supply rails are acceptable. For LCD panels powered by 5 V the device has a linear regulator controller using an external transistor to provide a regulated 3.3 V output for the digital circuits. For maximum safety, the TPS65140/45 goes into shutdown as soon as one of the outputs is out of regulation. The device can be enabled again by toggling the input or the enable (EN) pin to GND. The TPS65141 does not enter shutdown when one of its outputs is below its power good threshold.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PowerPAD is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2003–2012, Texas Instruments Incorporated

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

TYPICAL APPLICATION CIRCUIT



ORDERING INFORMATION

T_A	LINEAR REGULATOR OUTPUT VOLTAGE	MINIMUM SWITCH CURRENT LIMIT	PACKAGE(1) (2)		
			TSSOP	QFN	PACKAGE MARKING
-40°C to 85°C	3.3 V	1.6 A	TPS65140PWP	TPS65140RGE	TPS65140
	3.3 V	1.6 A	TPS65141PWP	TPS65141RGE	TPS65141
	3.3 V	0.96 A	TPS65145PWP	TPS65145RGE	TPS65145

(1) The PWP and RGE packages are available taped and reeled. Add an R suffix to the device type (TPS65100PWPR) to order the device taped and reeled. The PWPR package has quantities of 2000 devices per reel, and the the RGER package has 3000 devices per reel. Without the suffix, the PWP package only, is shipped in tubes with 60 devices per tube.

(2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

Copyright © 2003–2012, Texas Instruments Incorporated

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

	UNIT
Voltages on pin VIN(2)	-0.3 V to 6 V
Voltages on pin V_O1, SUP, PG (2)	-0.3 V to 15.5 V
Voltages on pin EN, MODE, ENR(2)	-0.3 V to V_I + 0.3 V
Voltage on pin SW(2)	20 V
Power good maximum sink current (PG)	1 mA
Continuous power dissipation	See Dissipation Rating Table
Operating junction temperature range	-40°C to 150°C
Storage temperature range	-65°C to 150°C
Lead temperature (soldering, 10 sec)	260°C

(1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values are with respect to network ground terminal.

DISSIPATION RATINGS

PACKAGE	$R\Theta_{JA}$	$T_A \leq 25°C$ POWER RATING	$T_A = 70°C$ POWER RATING	$T_A = 85°C$ POWER RATING
24-Pin TSSOP	30.13 C°/W (PWP soldered)	3.3 W	1.83 W	1.32 W
24-Pin QFN	30 C°/W	3.3 W	1.8 W	1.3 W

RECOMMENDED OPERATING CONDITIONS

		MIN	TYP	MAX	UNIT
VIN	Input voltage range	2.7		5.8	V
L	Inductor(1)		4.7		µH
T_A	Operating ambient temperature	-40		85	°C
T_J	Operating junction temperature	-40		125	°C

(1) See the application information section for further information.

ELECTRICAL CHARACTERISTICS

V_{in} = 3.3 V, EN = VIN, V_O1 = 10 V, T_A= -40°C to 85°C, typical values are at T_A = 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CURRENT						
V_i	Input voltage range		2.7		5.5	V
I_Q	Quiescent current into VIN	ENR = GND, V_O3 = 2 x V_O1, Boost converter not switching		0.7	0.9	mA
$I_{QCharge}$	Charge pump quiescent current into SUP	V_O1 = SUP = 10 V, V_O3 = 2 x V_O1		1.7	2.7	mA
		V_O1 = SUP = 10 V, V_O3 = 3 x V_O1		3.9	6	
I_{QEN}	LDO controller quiescent current into Vin	ENR = VIN, EN = GND		300	800	µA
I_{SD}	Shutdown current into VIN	EN = ENR = GND		1	10	µA
V_{UVLO}	Undervoltage lockout threshold	V_I falling		2.2	2.4	V
	Thermal shutdown	Temperature rising		160		°C
LOGIC SIGNALS EN, ENR						
V_{IH}	High level input voltage		1.5			V
V_{IL}	Low level input voltage				0.4	V
I_I	Input leakage current	EN = GND or VIN		0.01	0.1	µA
MAIN BOOST CONVERTER						

Copyright © 2003–2012, Texas Instruments Incorporated

ELECTRICAL CHARACTERISTICS (continued)

V_{in} = 3.3 V, EN = VIN, V_O1 = 10 V, T_A= -40°C to 85°C, typical values are at T_A = 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_O1	Output voltage range		5		15	V
V_{O1}-Vin	Minimum input to output voltage difference		1			V
V_{REF}	Reference voltage		1.205	1.13	1.219	V
V_{FB}	Feedback regulation voltage		1.136	1.146	1.154	V
I_{FB}	Feedback input bias current			10	100	nA
$r_{DS(on)}$	N-MOSFET on-resistance (Q1)	V_O1 = 10 V, I_{sw} = 500 mA		195	290	mΩ
		V_O1 = 5 V, I_{sw} = 500 mA		285	420	
I_{LIM}	N-MOSFET switch current limit (Q1)	TPS65140, TPS65141	1.6	2.3	2.6	A
		TPS65145	0.96	1.37	1.56	A
$r_{DS(on)}$	P-MOSFET on-resistance (Q2)	V_O1 = 10 V, I_{sw} = 100 mA		9	15	Ω
		V_O1 = 5 V, I_{sw} = 100 mA		14	22	
I_{MAX}	Maximum P-MOSFET peak switch current				1	A
I_{leak}	Switch leakage current	V_{sw} = 15 V		1	10	µA
f_{SW}	Oscillator frequency	0°C ≤ T_A ≤ 85°C	1.295	1.6	2.1	MHz
		-40°C ≤ T_A ≤ 85°C	1.191	1.6	2.1	
	Line regulation	2.7 V ≤ V_I ≤ 5.7 V; I_{load} = 100 mA		0.012		%/V
	Load regulation	0 mA ≤ I_O ≤ 300 mA		0.2		%/A
NEGATIVE CHARGE PUMP V_O2						
V_O2	Output voltage range		-2			V
V_{ref}	Reference voltage		1.205	1.213	1.219	V
V_{FB}	Feedback regulation voltage		-36	0	36	mV
I_{FB}	Feedback input bias current			10	100	nA
$r_{DS(on)}$	Q8 P-Channel switch $r_{DS(on)}$	I_O = 20 mA		4.3	8	Ω
	Q9 N-Channel switch $r_{DS(on)}$			2.9	4.4	
I_O	Maximum output current		20			mA
	Line regulation	7 V ≤ V_O1 ≤ 15 V, I_{load} =10 mA, V_O2 = -5 V		0.09		%/V
	Load regulation	1 mA ≤ I_O ≤ 20 mA, V_O2 = -5 V		0.126		%/mA
POSITIVE CHARGE PUMP V_O3						
V_O3	Output voltage range				30	V
V_{ref}	Reference voltage		1.205	1.213	1.219	V
V_{FB}	Feedback regulation voltage		1.187	1.214	1.238	V
I_{FB}	Feedback input bias current			10	100	nA
$r_{DS(on)}$	Q3 P-Channel switch $r_{DS(on)}$	I_O = 20 mA		9.9	15.5	Ω
	Q4 N-Channel switch $r_{DS(on)}$			1.1	1.8	
	Q5 P-Channel switch $r_{DS(on)}$			4.6	8.5	
	Q6 N-Channel switch $r_{DS(on)}$			1.2	2.2	

Copyright © 2003–2012, Texas Instruments Incorporated

ELECTRICAL CHARACTERISTICS (continued)


V_{in} = 3.3 V, EN = VIN, V_O1 = 10 V, T_A= -40°C to 85°C, typical values are at T_A = 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_d	D1 – D4 Shottky diode forward voltage	I_{D1-D4} = 40 mA		610	720	mV
I_O	Maximum output current		20			mA
	Line regulation	10 V ≤ V_O1 ≤ 15 V, I_{load} = 10 mA, V_O3 = 27 V		0.56		%/V
	Load regulation	1 mA ≤ I_O ≤ 20 mA, V_O3 = 27 V		0.05		%/mA
LINEAR REGULATOR CONTROLLER V_O4						
V_O4	Output voltage	4.5 V ≤ V_I ≤ 5.5 V; 10 mA ≤ I_O ≤ 500 mA	3.2	3.3	3.4	V
I_{BASE}	Maximum base drive current	Vin-V_O4-V_{BE} ≥ 0.5 V (1)	13.5	19		mA
		Vin-V_O4-V_{BE} ≥ 0.75 V (1)	20	27		
	Line regulation	4.75 V ≤ V_I ≤ 5.5 V, I_{load} = 500 mA		0.186		%/V
	Load regulation	1 mA ≤ I_O ≤ 500 mA, V_I = 5 V		0.064		%/A
	Start up current	V_O4 ≤ 0.8 V	11	20	25	mA
SYSTEM POWER GOOD (PG)						
$V_{(PG, Vo1)}$	Power good threshold (2)		-12	-8.75% V_O1	-6	V
$V_{(PG, Vo2)}$			-13	-9.5% V_O2	-5	V
$V_{(PG, Vo3)}$			-11	-8% V_O3	-5	V
VOL	PG output low voltage	$I_{(sink)}$ = 500 µA			0.3	V
IL	PG output leakage current	VPG = 5 V		0.001	1	µA


(1) With V_I = supply voltage of the TPS6514x, V_O4 = output voltage of the regulator, V_{BE} = basis emitter voltage of external transistor.
(2) The power good goes high when all 3 outputs (V_O1, V_O2, V_O3) are above their threshold. The power good goes low as soon as one of the outputs is below their threshold.

DEVICE INFORMATION

PWP PACKAGE
TOP VIEW



RGE PACKAGE
TOP VIEW



Terminal Functions

TERMINAL			I/O	DESCRIPTION
NAME	NO. (PWP)	NO. (RGE)		
VIN	4	7	I	Input voltage pin of the device.
EN	24	3	I	Enable pin of the device. This pin should be terminated and not be left floating. A logic high enables the device and a logic low shuts down the device.
COMP	22	1		Compensation pin for the main boost converter. A small capacitor is connected to this pin.
PG	10	13	O	Open drain output indicating when all outputs V_O1, V_O2, V_O3 are within 10% of their nominal output voltage. The output goes low when one of the outputs falls below 10% of their nominal output voltage.
ENR	23	2	I	Enable pin of the linear regulator controller. This pin should be terminated and not be left floating. Logic high enables the regulator and a logic low puts the regulator in shutdown.
C1+	16	19		Positive terminal of the charge pump flying capacitor
C1-	17	20		Negative terminal of the charge pump flying capacitor
DRV	18	21	O	External charge pump driver
FB2	21	24	I	Feedback pin of negative charge pump
REF	20	23	O	Internal reference output typically 1.23 V
FB4	2	5	I	Feedback pin of the linear regulator controller. The linear regulator controller is set to a fixed output voltage of 3.3 V or 3 V depending on the version.
BASE	3	6	O	Base drive output for the external transistor
GND	11, 19	14, 22		Ground
PGND	7, 8	10, 11		Power ground
FB3	12	15	I	Feedback pin of positive charge pump
OUT3	13	16	O	Positive charge pump output
C2-/MODE	15	18		Negative terminal of the charge pump flying capacitor and charge pump MODE pin. If the flying capacitor is connected to this pin, the converter operates in a voltage tripler mode. If the charge pump needs to operate in a voltage doubler mode, the flying capacitor is removed and the C2-/MODE pin needs to be connected to GND.
C2+	14	17		Positive terminal for the charge pump flying capacitor. If the device runs in voltage doubler mode, this pin needs to be left open.
SUP	9	12	I	Supply pin of the positive, negative charge pump, boost converter, and gate drive circuit. This pin needs to be connected to the output of the main boost converter and cannot be connected to any other voltage source. For performance reasons, it is not recommended for a bypass capacitor to be connected directly to this pin.
FB1	1	4	I	Feedback pin of the boost converter
SW	5, 6	8, 9	I	Switch pin of the boost converter
PowerPAD ™ /Thermal Die				The PowerPAD or exposed thermal die needs to be connected to power ground pins (PGND)

Copyright © 2003–2012, Texas Instruments Incorporated

FUNCTIONAL BLOCK DIAGRAM




Table of Graphs

			FIGURE
Main Boost Converter			
η	Efficiency, main boost converter V_O1	vs Load current	1
	Efficiency, main boost converter V_O1	vs Load current	2
	Efficiency	vs Input voltage	3
f_{sw}	Switching frequency	vs Free-air temperature	4
$r_{DS(on)}$	$r_{DS(on)}$ N-Channel main switch Q1	vs Free-air temperature	5
	PWM operation continuous mode		6
	PWM operation, discontinuous (light load)		7
	Load transient response, C_O = 22 µF		8
	Load transient response, C_O = 2 x 22 µF		9
	Power-up sequencing		10
	Soft start V_O1		11
Negative Charge Pump			
I_{max}	V_O2 maximum load current	vs Output voltage V_O1	12
Positive Charge Pump			
I_{max}	V_O3 maximum load current	vs Output voltage V_O1 (doubler mode)	13
I_{max}	V_O3 Maximum load current	vs Output voltage V_O1 (tripler mode)	14

Copyright © 2003–2012, Texas Instruments Incorporated

TYPICAL CHARACTERISTICS

EFFICIENCY vs LOAD CURRENT




Figure 1.

EFFICIENCY vs LOAD CURRENT




Figure 2.

EFFICIENCY vs INPUT VOLTAGE




Figure 3.

SWITCHING FREQUENCY vs FREE-AIR TEMPERATURE




Figure 4.

$r_{DS(on)}$ N-CHANNEL MAIN SWITCH vs FREE-AIR TEMPERATURE




Figure 5.

PWM OPERATION CONTINUOUS MODE




Figure 6.

PWM OPERATION AT LIGHT LOAD




Figure 7.

LOAD TRANSIENT RESPONSE




Figure 8.

LOAD TRANSIENT RESPONSE




Figure 9.

Copyright © 2003–2012, Texas Instruments Incorporated

TYPICAL CHARACTERISTICS (continued)




Figure 10.




Figure 11.




Figure 12.




Figure 13.




Figure 14.

DETAILED DESCRIPTION

The TPS6514x series consists of a main boost converter operating with a fixed switching frequency of 1.6 MHz to allow for small external components. The boost converter output voltage V_O1 is also the input voltage, connected via the pin SUP, for the positive and negative charge pump. The linear regulator controller is independent from this system with its own enable pin. This allows the linear regulator controller to continue to operate while the other supply rails are disabled or in shutdown due to a fault condition on one of their outputs. Refer to the functional block diagram for more information.

Main Boost Converter

The main boost converter operates with PWM and a fixed switching frequency of 1.6 MHz. The converter uses a unique fast response, voltage mode controller scheme with input voltage feedforward. This achieves excellent line and load regulation (0.2% A load regulation typical) and allows the use of small external components. To add higher flexibility to the selection of external component values, the device uses external loop compensation. Although the boost converter looks like a nonsynchronous boost converter topology operating in discontinuous mode at light load, the TPS6514x series maintains continuous conduction even at light load currents. This is accoplished using the Virtual Synchronous Converter Technology for improved load transient response. This architecture uses an external Schottky diode and an integrated MOSFET in parallel connected between SW and SUP (see the functional block diagram). The integrated MOSFET Q2 allows the inductor current to become negative at light load conditions. For this purpose, a small integrated P-channel MOSFET with typically 10 Ω $r_{DS(on)}$ is sufficient. When the inductor current is positive, the external Schottky diode with the lower forward voltage conducts the current. This causes the converter to operate with a fixed frequency in continuous conduction mode over the entire load current range. This avoids the ringing on the switch pin as seen with a standard nonsynchronous boost converter and allows a simpler compensation for the boost converter.

Copyright © 2003–2012, Texas Instruments Incorporated

Power-Good Output

The TPS6514x sereis has an open-drain power-good output with a maximum sink capability of 1 mA. The power-good output goes high as soon as the main boost converter V_O1 and the negative and the positive charge pumps are within regulation. The power-good output goes low as soon as one of the outputs is out of regulation. In this case, the device goes into shutdown at the same time. See the electrical characteristics table for the power-good thresholds.

Enable and Power-On Sequencing (EN, ENR)

The device has two enable pins. These pins should be terminated and not left floating to prevent faulty operation. Pulling the enable pin (EN) high enables the device and starts the power-on sequencing with the main boost converter V_O1 coming up first, then the negative and positive charge pump. The linear regulator has an independent enable pin (ENR). Pulling this pin low disables the regulator, and pulling this pin high enables this regulator.

If the enable pin (EN) is pulled high, the device starts its power-on sequencing. The main boost converter starts up first with its soft start. If the output voltage has reached 91.25% of its output voltage, the negative charge pump comes up next. The negative charge pump starts with a soft start and when the output voltage has reached 91% of the nominal value, the positive charge pump comes up with the soft start. Pulling the enable pin low shuts down the device. Dependent on load current and output capacitance, each of the outputs comes down.

Positive Charge Pump

The TPS6514x series has a fully regulated integrated positive charge pump generating V_O3. The input voltage for the charge pump is applied to the SUP pin that is equal to the output of the main boost converter V_O1. The charge pump is capable of supplying a minimum load current of 20 mA. Higher load currents are possible depending on the voltage difference between V_O1 and V_O3. See Figure 13 and Figure 14.

Negative Charge Pump

The TPS6514x sereis has a regulated negative charge pump using two external Schottky diodes. The input voltage for the charge pump is applied to the SUP pin that is connected to the output of the main boost converter V_O1. The charge pump inverts the main boost converter output voltage and is capable of supplying a minimum load current of 20 mA. Higher load currents are possible depending on the voltage difference between V_O1 and V_O2. See Figure 12.

Linear Regulator Controller

The TPS6514x series includes a linear regulator controller to generate a 3.3-V rail which is useful when the system is powered from a 5-V supply. The regulator is independent from the other voltage rails of the device and has its own enable (ENR). Since most of the systems require this voltage rail to come up first it is recommended to use a R-C delay on EN. This delays the start-up of the main boost converter which reduces the inrush current as well.

Soft Start

The main boost converter as well as the charge pumps and linear regulator have an internal soft start. This avoids heavy voltage drops at the input voltage rail or at the output of the main boost converter V_O1 during start-up. See Figure 10 and Figure 11. During softstart of the main boost converter V_O1 the internal current limit threshold is increased in three steps. The device starts with the first step where the current limit is set to 2/5 of the typical current limit (2/5 of 2.3A) for 1024 clock cycles then increased to 3/5 of the current limit for 1024 clock cycles and the 3rd step is the full current limit. The TPS65141 has an extended softstart time where each step is 2048 clock cycles.

Fault Protection

All of the outputs of the TPS65140/45 have short-circuit detection and cause the device to go into shutdown. The TPS65141, as an exception, does not enter shutdown in case one of the outputs falls below its power good threshold. The main boost converter has overvoltage and undervoltage protection. If the output voltage V_O1 rises above the overvoltage protection threshold of typically 5% of V_O1, then the device stops switching, but remains operational. When the output voltage falls below this threshold, the converter continues operation. When the output voltage falls below the undervoltage protection threshold of typically 8.75% of V_O1, because of a short-

Copyright © 2003–2012, Texas Instruments Incorporated

circuit condition, the TPS65140/45 goes into shutdown. Because there is a direct pass from the input to the output through the diode, the short-circuit condition remains. If this condition needs to be avoided, a fuse at the input or an output disconnect using a single transistor and resistor is required. The negative and positive charge pumps have an undervoltage lockout (UVLO) to protect the LCD panel of possible latch-up conditions due to a short-circuit condition or faulty operation. When the negative output voltage is typically above 9.5% of its output voltage (closer to ground), then the device enters shutdown. When the positive charge pump output voltage, V_O3, is below 8% typical of its output voltage, the device goes into shutdown. See the fault protection thresholds in the electrical characteristics table. The device is enabled by toggling the enable pin (EN) below 0.4 V or by cycling the input voltage below the UVLO of 1.7 V. The linear regulator reduces the output current to 20 mA typical under a short-circuit condition when the output voltage is typically < 1 V. See the functional block diagram. The linear regulator does not go into shutdown under a short-circuit condition.

Thermal Shutdown

A thermal shutdown is implemented to prevent damage due to excessive heat and power dissipation. Typically, the thermal shutdown threshold is 160°C. If this temperature is reached, the device goes into shutdown. The device can be enabled by toggling the enable pin to low and back to high or by cycling the input voltage to GND and back to V_I again.

Copyright © 2003–2012, Texas Instruments Incorporated

APPLICATION INFORMATION

BOOST CONVERTER DESIGN PROCEDURE

The first step in the design procedure is to calculate the maximum possible output current of the main boost converter under certain input and output voltage conditions. Below is an example for a 3.3-V to 10-V conversion:

V_{in} = 3.3 V, V_{out} = 10 V, Switch voltage drop V_{sw} = 0.5 V, Schottky diode forward voltage V_D = 0.8 V

1. Duty cycle:

$$D = \frac{V_{out} + V_D - V_{in}}{V_{out} + V_D - V_{sw}} = \frac{10\ V + 0.8\ V - 3.3\ V}{10\ V + 0.8\ V - 0.5\ V} = 0.73$$

2. Average inductor current:

$$I_L = \frac{I_{out}}{1 - D} = \frac{300\ mA}{1 - 0.73} = 1.11\ A$$

3. Inductor peak-to-peak ripple current:

$$\Delta i_L = \frac{\left[V_{in} - V_{sw}\right] \times D}{f_S \times L} = \frac{(3.3\ V - 0.5\ V) \times 0.73}{1.6\ MHz \times 4.2\ \mu H} = 304\ mA$$

4. Peak switch current:

$$I_{swpeak} = I_L + \frac{\Delta i_L}{2} = 1.11\ A + \frac{304\ mA}{2} = 1.26\ A$$

The integrated switch, the inductor, and the external Schottky diode must be able to handle the peak switch current. The calculated peak switch current has to be equal or lower than the minimum N-MOSFET switch current limit as specified in the electrical characteristics table (1.6 A for the TPS65140/41 and 0.96 A for the TPS65145). If the peak switch current is higher, then the converter cannot support the required load current. This calculation must be done for the minimum input voltage where the peak switch current is highest. The calculation includes conduction losses like switch $r_{DS(on)}$ (0.5 V) and diode forward drop voltage losses (0.8 V). Additional switching losses, inductor core and winding losses, etc., require a slightly higher peak switch current in the actual application. The above calculation still allows for a good design and component selection.

Inductor Selection

Several inductors work with the TPS6514x. Especially with the external compensation, the performance can be adjusted to the specific application requirements. The main parameter for the inductor selection is the saturation current of the inductor which should be higher than the peak switch current as calculated above with additional margin to cover for heavy load transients and extreme start-up conditions. Another method is to choose the inductor with a saturation current at least as high as the minimum switch current limit of 1.6 A for the TPS65140/41 and 0.96 A for the TPS65145. The different switch current limits allow selection of a physically smaller inductor when less output current is required. The second important parameter is the inductor DC resistance. Usually, the lower the DC resistance, the higher the efficiency. However, the inductor DC resistance is not the only parameter determining the efficiency. Especially for a boost converter where the inductor is the energy storage element, the type and material of the inductor influences the efficiency as well. Especially at high switching frequencies of 1.6 MHz, inductor core losses, proximity effects, and skin effects become more important. Usually, an inductor with a larger form factor yields higher efficiency. The efficiency difference between different inductors can vary between 2% to 10%. For the TPS6514x, inductor values between 3.3 µH and 6.8 µH are a good choice but other values can be used as well. Possible inductors are shown in Table 1.

Copyright © 2003–2012, Texas Instruments Incorporated

Table 1. Inductor Selection

DEVICE	INDUCTOR VALUE	COMPONENT SUPPLIER	DIMENSIONS / mm	ISAT/DCR
TPS65140	4.7 µH	Coilcraft DO1813P-472HC	8,89 x 6,1 x 5	2.6 A/54 mΩ
	4.2 µH	Sumida CDRH5D28 4R2	5,7 x 5,7 x 3	2.2 A/23 mΩ
	4.7 µH	Sumida CDC5D23 4R7	6 x 6 x 2,5	1.6 A/48 mΩ
	3.3 µH	Wuerth Elektronik 744042003	4,8 x 4,8 x 2	1.8 A/65 mΩ
	4.2 µH	Sumida CDRH6D12 4R2	6,5 x 6, 5 x 1,5	1.8 A/60 mΩ
	3.3 µH	Sumida CDRH6D12 3R3	6,5 x 6,5 x 1,5	1.9 A/50 mΩ
TPS65145	3.3 µH	Sumida CDPH4D19 3R3	5,1 x 5,1 x 2	1.5 A/26 mΩ
	3.3 µH	Coilcraft DO1606T-332	6,5 x 5,2 x 2	1.4 A/120 mΩ
	3.3 µH	Sumida CDRH2D18/HP 3R3	3,2 x 3,2 x 2	1.45 A/69 mΩ
	4.7 µH	Wuerth Elektronik 744010004	5,5 x 3,5 x 1	1 A/260 mΩ
	3.3 µH	Coilcraft LPO6610-332M	6,6 x 5,5 x 1	1.3 A/160 mΩ

Output Capacitor Selection

For best output voltage filtering, a low ESR output capacitor is recommended. Ceramic capacitors have a low ESR value but depending on the application, tantalum capacitors can be used as well. A 22-µF ceramic output capacitor works for most of the applications. Higher capacitor values can be used to improve load transient regulation. See Table 2 for the selection of the output capacitor. The output voltage ripple can be calculated as:

$$\Delta V_{out} = \frac{I_{out}}{C_{out}} \times \left[\frac{1}{f_s} - \frac{I_p \times L}{V_{out} + V_d - V_{in}} \right] + I_p \times ESR$$

with:

IP = Peak switch current as calculated in the previous section with $I_{SW(peak)}$.
L = Selected inductor value
I_{OUT} = Normal load current
f_s = Switching frequency
V_d = Rectifier diode forward voltage (typical 0.3 V)
C_{OUT} = Selected output capacitor
ESR = Output capacitor ESR value

Input Capacitor Selection

For good input voltage filtering, low ESR ceramic capacitors are recommended. A 22-µF ceramic input capacitor is sufficient for most of applications. For better input voltage filtering, this value can be increased. See Table 2 and the typical applications for input capacitor recommendations.

Table 2. Input and Output Capacitors Selection

CAPACITOR	VOLTAGE RATING	COMPONENT SUPPLIER	COMMENTS
22 µF/1210	16 V	Taiyo Yuden EMK325BY226MM	C_O
22 µF/1206	6.3 V	Taiyo Yuden JMK316BJ226	C_I

Rectifier Diode Selection

To achieve high efficiency, a Schottky diode should be used. The voltage rating should be higher than the maximum output voltage of the converter. The average forward current should be equal to the average inductor current of the converter. The main parameter influencing the efficiency of the converter is the forward voltage and the reverse leakage current of the diode; both should be as low as possible. Possible diodes are: On Semiconductor MBRM120L, Microsemi UPS120E, and Fairchild Semiconductor MBRS130L.

Copyright © 2003–2012, Texas Instruments Incorporated

Converter Loop Design and Stability

The TPS6514x converter loop can be externally compensated and allows access to the internal transconductance error amplifier output at the COMP pin. A small feedforward capacitor across the upper feedback resistor divider speeds up the circuit as well. To test the converter stability and load transient performance of the converter, a load step from 50 mA to 250 mA is applied and the output voltage of the converter is monitored. Applying load steps to the converter output is a good tool to judge the stability of such a boost converter.

Design Procedure Quick Steps

1. Select the feedback resistor divider to set the output voltage.
2. Select the feedforward capacitor to place a zero at 50 kHz.
3. Select the compensation capacitor on pin COMP. The smaller the value, the higher the low frequency gain.
4. Use a 50-kΩ potentiometer in series to C_c and monitor V_{out} during load transients. Fine tune the load transient by adjusting the potentiometer. Select a resistor value that comes closest to the potentiometer resistor value. This needs to be done at the highest V_{in} and highest load current because stability is most critical at these conditions.

Setting the Output Voltage and Selecting the Feedforward Capacitor

The output voltage is set by the external resistor divider and is calculated as:

$$V_{out} = 1.146\ V \times \left[1 + \frac{R1}{R2}\right]$$

Across the upper resistor, a bypass capacitor is required to speed up the circuit during load transients as shown in Figure 15.




Figure 15. Feedforward Capacitor

Together with R1 the bypass capacitor C8 sets a zero in the control loop at approximately 50 kHz:

$$C8 = \frac{1}{2 \times \pi \times f_Z \times R1} = \frac{1}{2 \times \pi \times 50\ kHz \times R1}$$

A value closest to the calculated value should be used. Larger feedforward capacitor values reduce the load regulation of the converter and cause load steps as shown in Figure 16.




Figure 16. Load Step Caused By A Too Large Feedforward Capacitor Value

Compensation

The regulator loop can be compensated by adjusting the external components connected to the COMP pin. The COMP pin is connected to the output of the internal transconductance error amplifier. A typical compensation scheme is shown in Figure 17.




Figure 17. Compensation Network

The compensation capacitor C_c adjusts the low frequency gain, and the resistor value adjusts the high frequency gain. The following formula calculates at what frequency the resistor increases the high frequency gain.

$$f_Z = \frac{1}{2 \times \pi \times Cc \times Rc}$$

Lower input voltages require a higher gain and a lower compensation capacitor value. A good start is C_c = 1 nF for a 3.3-V input and C_c = 2.2 nF for a 5-V input. If the device operates over the entire input voltage range from 2.7 V to 5.8 V, a larger compensation capacitor up to 10 nF is recommended. Figure 18 shows the load transient with a larger compensation capacitor, and Figure 19 shows a smaller compensation capacitor.




Figure 18. C_C = 4. 7 nF

Copyright © 2003–2012, Texas Instruments Incorporated




Figure 19. C_C = 1 nF

Lastly, R_c needs to be selected. A good practice is to use a 50-kΩ potentiometer and adjust the potentiometer for the best load transient where no oscillations should occur. These tests have to be done at the highest V_{in} and highest load current because the converter stability is most critical under these conditions. Figure 20, Figure 21, and Figure 22 show the fine tuning of the loop with R_c.




Figure 20. Overcompensated (Damped Oscillation), R_C Is Too Large




Figure 21. Undercompensated (Loop Is Too Slow), R_C Is Too Small

Copyright © 2003–2012, Texas Instruments Incorporated




Figure 22. Optimum, R_C Is Ideal

Negative Charge Pump

The negative charge pump provides a regulated output voltage by inverting the main output voltage, V_O1. The negative charge pump output voltage is set with external feedback resistors.

The maximum load current of the negative charge pump depends on the voltage drop across the external Schottky diodes, the internal on resistance of the charge pump MOSFETS Q8 and Q9, and the impedance of the flying capacitor, C12. When the voltage drop across these components is larger than the voltage difference from V_O1 to V_O2, the charge pump is in drop out, providing the maximum possible output current. Therefore, the higher the voltage difference between V_O1 and V_O2, the higher the possible load current. See Figure 12 for the possible output current versus boost converter voltage V_O1 and the calculations below.

$$Vout_{min} = -(V_O1 - 2\ V_D - I_O\ (2 \times r_{DS(on)Q8} + 2 \times r_{DS(on)Q9} + X_{cfly}))$$

Setting the output voltage:

$$V_{OUT} = -V_{REF} \times \frac{R3}{R4} = -1.213\ V \times \frac{R3}{R4} \quad (1)$$

$$R3 = R4 \times \frac{|V_{OUT}|}{V_{REF}} = R4 \times \frac{|V_{OUT}|}{1.213} \quad (2)$$

The lower feedback resistor value, R4, should be in a range between 40 kΩ to 120 kΩ or the overall feedback resistance should be within 500 kΩ to 1 MΩ. Smaller values load the reference too heavy and larger values may cause stability problems. The negative charge pump requires two external Schottky diodes. The peak current rating of the Schottky diode has to be twice the load current of the output. For a 20 mA output current, the dual Schottky diode BAT54 or similar is a good choice.

Positive Charge Pump

The positive charge pump can be operated in a voltage doubler mode or a voltage tripler mode depending on the configuration of the C2+ and C2-/MODE pins. Leaving the C2+ pin open and connecting C2-/MODE to GND forces the positive charge pump to operate in a voltage doubler mode. If higher output voltages are required the positive charge pump can be operated as a voltage tripler. To operate the charge pump in the voltage tripler mode, a flying capacitor needs to be connected to C2+ and C2-/MODE.

The maximum load current of the positive charge pump depends on the voltage drop across the internal Schottky diodes, the internal on-resistance of the charge pump MOSFETS, and the impedance of the flying capacitor. When the voltage drop across these components is larger than the voltage difference $V_O1 \times 2$ to V_O3 (doubler mode) or $V_O1 \times 3$ to V_O3 (tripler mode), then the charge pump is in dropout, providing the maximum possible output current. Therefore, the higher the voltage difference between $V_O1 \times 2$ (doubler) or $V_O1 \times 3$ (tripler) to V_O3, the higher the possible load current. See Figure 13 and Figure 14 for output current versus boost converter voltage, V_O1, and the following calculations.

Copyright © 2003–2012, Texas Instruments Incorporated

Voltage doubler:

$$V_O3_{max} = 2 \times V_O1 - (2 V_D + 2 \times I_O \times (2 \times r_{DS(on)Q5} + r_{DS(on)Q3} + r_{DS(on)Q4} + X_{C1}))$$

Voltage tripler:

$$V_O3_{max} = 3 \times V_O - (3 \times V_D + 2 \times I_O \times (3 \times r_{DS(on)Q5} + r_{DS(on)Q3} + r_{DS(on)Q4} + X_{C1} + X_{C2}))$$

The output voltage is set by the external resistor divider and is calculated as:

$$V_{out} = 1.214 \times \left[1 + \frac{R5}{R6}\right]$$

$$R5 = R6 \times \left[\frac{V_{out}}{V_{FB}} - 1\right] = R6 \times \left[\frac{V_{out}}{1.214} - 1\right]$$

Linear Regulator Controller

The TPS6514x includes a linear regulator controller to generate a 3.3-V rail when the system is powered from a 5-V supply. Because an external npn transistor is required, the input voltage of the TPS6514x applied to VIN needs to be higher than the output voltage of the regulator. To provide a minimum base drive current of 13.5 mA, a minimum internal voltage drop of 500 mV from V_{in} to V_{base} is required. This can be translated into a minimum input voltage on VIN for a certain output voltage as the following calculation shows:

$$V_{I(min)} = V_O4 + V_{BE} + 0.5\ V$$

The base drive current together with the h_{FE} of the external transistor determines the possible output current. Using a standard npn transistor like the BCP68 allows an output current of 1 A and using the BCP54 allows a load current of 337 mA for an input voltage of 5 V. Other transistors can be used as well, depending on the required output current, power dissipation, and PCB space. The device is stable with a 4.7-µF ceramic output capacitor. Larger output capacitor values can be used to improve the load transient response when higher load currents are required.

Thermal Information

An influential component of the thermal performance of a package is board design. To take full advantage of the heat dissipation abilities of the PowerPAD or QFN package with exposed thermal die, a board that acts similar to a heatsink and allows for the use of an exposed (and solderable) deep downset pad should be used. For further information. see Texas Instrumens application notes (SLMA002) *PowerPAD Thermally Enhanced Package*, and (SLMA004) *Power Pad Made Easy*. For the QFN package, see the application report (SLUA271) *QFN/SON PCB Attachement*. Especially for the QFN package it is required to solder down the Thermal Pad to achieve the required thermal resistance.

Layout Considerations

For all switching power supplies, the layout is an important step in the design, especially at high-peak currents and switching frequencies. If the layout is not carefully designed, the regulator might show stability and EMI problems. Therefore, the traces carrying high-switching currents should be routed first using wide and short traces. The input filter capacitor should be placed as close as possible to the input pin VIN of the IC. See the evaluation module (EVM) for a layout example.

Copyright © 2003–2012, Texas Instruments Incorporated

TYPICAL APPLICATIONS




Figure 23. Typical Application, Notebook Supply




Figure 24. Typical Application, Monitor Supply

Copyright © 2003–2012, Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Top-Side Markings (4)	Samples
TPS65140PWP	ACTIVE	HTSSOP	PWP	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS65140	Samples
TPS65140PWPG4	ACTIVE	HTSSOP	PWP	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS65140	Samples
TPS65140PWPR	ACTIVE	HTSSOP	PWP	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS65140	Samples
TPS65140PWPRG4	ACTIVE	HTSSOP	PWP	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS65140	Samples
TPS65140RGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 65140	Samples
TPS65140RGERG4	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 65140	Samples
TPS65141PWP	ACTIVE	HTSSOP	PWP	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS65141	Samples
TPS65141PWPG4	ACTIVE	HTSSOP	PWP	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS65141	Samples
TPS65141PWPR	ACTIVE	HTSSOP	PWP	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS65141	Samples
TPS65141PWPRG4	ACTIVE	HTSSOP	PWP	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS65141	Samples
TPS65141RGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 65141	Samples
TPS65141RGERG4	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 65141	Samples
TPS65145PWP	ACTIVE	HTSSOP	PWP	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS65145	Samples
TPS65145PWPG4	ACTIVE	HTSSOP	PWP	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS65145	Samples
TPS65145PWPR	ACTIVE	HTSSOP	PWP	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS65145	Samples
TPS65145PWPRG4	ACTIVE	HTSSOP	PWP	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS65145	Samples
TPS65145RGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 65145	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Top-Side Markings (4)	Samples
TPS65145RGERG4	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 65145	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS65140, TPS65145 :


- Automotive: TPS65140-Q1, TPS65145-Q1

NOTE: Qualified Version Definitions:


- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TAPE AND REEL INFORMATION

REEL DIMENSIONS




TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS65140PWPR	HTSSOP	PWP	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
TPS65140RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS65141PWPR	HTSSOP	PWP	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
TPS65141RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS65145PWPR	HTSSOP	PWP	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
TPS65145RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2


TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS65140PWPR	HTSSOP	PWP	24	2000	367.0	367.0	38.0
TPS65140RGER	VQFN	RGE	24	3000	367.0	367.0	35.0
TPS65141PWPR	HTSSOP	PWP	24	2000	367.0	367.0	38.0
TPS65141RGER	VQFN	RGE	24	3000	367.0	367.0	35.0
TPS65145PWPR	HTSSOP	PWP	24	2000	367.0	367.0	38.0
TPS65145RGER	VQFN	RGE	24	3000	367.0	367.0	35.0

PWP (R–PDSO–G24) PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <http://www.ti.com>.
E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
E. Falls within JEDEC MO–153

PowerPAD is a trademark of Texas Instruments.


PWP (R–PDSO–G24) PowerPAD™ SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions


4206332–29/AD 01/13

NOTE: A. All linear dimensions are in millimeters

B. Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments


PWP (R–PDSO–G24) PowerPAD™ PLASTIC SMALL OUTLINE



Center Power Pad Solder Stencil Opening		
Stencil Thickness	X	Y
0.1mm	5.4	2.6
0.127mm	4.87	2.4
0.152mm	4.6	2.2
0.178mm	4.3	2.1

NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>. Publication IPC–7351 is recommended for alternate designs.
E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC–7525 for other stencil recommendations.
F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

RGE (S–PVQFN–N24) PLASTIC QUAD FLATPACK NO–LEAD



NOTES:
A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M–1994.
B. This drawing is subject to change without notice.
C. Quad Flatpack, No–Leads (QFN) package configuration.
D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
F. Falls within JEDEC MO–220.


RGE (S–PVQFN–N24) PLASTIC QUAD FLATPACK NO–LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No–Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

Exposed Thermal Pad Dimensions

4206344–3/AC 03/13

NOTES: A. All linear dimensions are in millimeters

RGE (S–PVQFN–N24) PLASTIC QUAD FLATPACK NO–LEAD



NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC–7351 is recommended for alternate designs.
D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat–Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have ***not*** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		**Applications**	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	**TI E2E Community**	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2013, Texas Instruments Incorporated