

TPS6205xEVM

***Low-Power, DC-DC EVM for High-Efficiency,
Step-Down Converters***

User's Guide

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

EVM IMPORTANT NOTICE

Texas Instruments (TI) provides the enclosed product(s) under the following conditions:

This evaluation kit being sold by TI is intended for use for **ENGINEERING DEVELOPMENT OR EVALUATION PURPOSES ONLY** and is not considered by TI to be fit for commercial use. As such, the goods being provided may not be complete in terms of required design-, marketing-, and/or manufacturing-related protective considerations, including product safety measures typically found in the end product incorporating the goods. As a prototype, this product does not fall within the scope of the European Union directive on electromagnetic compatibility and therefore may not meet the technical requirements of the directive.

Should this evaluation kit not meet the specifications indicated in the EVM User's Guide, the kit may be returned within 30 days from the date of delivery for a full refund. THE FOREGOING WARRANTY IS THE EXCLUSIVE WARRANTY MADE BY SELLER TO BUYER AND IS IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED, IMPLIED, OR STATUTORY, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE.

The user assumes all responsibility and liability for proper and safe handling of the goods. Further, the user indemnifies TI from all claims arising from the handling or use of the goods. Please be aware that the products received may not be regulatory compliant or agency certified (FCC, UL, CE, etc.). Due to the open construction of the product, it is the user's responsibility to take any and all appropriate precautions with regard to electrostatic discharge.

EXCEPT TO THE EXTENT OF THE INDEMNITY SET FORTH ABOVE, NEITHER PARTY SHALL BE LIABLE TO THE OTHER FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES.

TI currently deals with a variety of customers for products, and therefore our arrangement with the user is **not exclusive**.

TI assumes **no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein**.

Please read the EVM User's Guide and, specifically, the EVM Warnings and Restrictions notice in the EVM User's Guide prior to handling the product. This notice contains important safety information about temperatures and voltages. For further safety concerns, please contact the TI application engineer.

Persons handling the product must have electronics training and observe good laboratory practice standards.

No license is granted under any patent right or other intellectual property right of TI covering or relating to any machine, process, or combination in which such TI products or services might be or are used.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

EVM WARNINGS AND RESTRICTIONS

It is important to operate this EVM within the input voltage range of 2.7 V to 10 V and the output voltage range of 0.7 V and 6 V.

Exceeding the specified input range may cause unexpected operation and/or irreversible damage to the EVM. If there are questions concerning the input range, please contact a TI field representative prior to connecting the input power.

Applying loads outside of the specified output range may result in unintended operation and/or possible permanent damage to the EVM. Please consult the EVM User's Guide prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative.

During normal operation, some circuit components may have case temperatures greater than 85°C. The EVM is designed to operate properly with certain components above 60°C as long as the input and output ranges are maintained. These components include but are not limited to linear regulators, switching transistors, pass transistors, and current sense resistors. These types of devices can be identified using the EVM schematic located in the EVM User's Guide. When placing measurement probes near these devices during operation, please be aware that these devices may be very warm to the touch.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Read This First

About This Manual

This user's guide describes the operation of the TPS6205xEVM low-power, dc-dc evaluation module for high-efficiency, step-down converters.

How to Use This Manual

This document contains the following chapters:

- ☐ Chapter 1—Introduction
- ☐ Chapter 2—Evaluation With the TPS6205xEVM
- ☐ Chapter 3—PCB Layout

Related Documentation From Texas Instruments

- ☐ TPS6205x data sheet (SLVS432)

FCC Warning

This equipment is intended for use in a laboratory test environment only. It generates, uses, and can radiate radio frequency energy and has not been tested for compliance with the limits of computing devices pursuant to subpart J of part 15 of FCC rules, which are designed to provide reasonable protection against radio frequency interference. Operation of this equipment in other environments may cause interference with radio communications, in which case the user at his own expense will be required to take whatever measures may be required to correct this interference.

Contents

1	Introduction	1-1
1.1	EVM Ordering Information	1-2
2	Evaluation With the TPS6205xEVM	2-1
2.1	Enable (EN) Jumper	2-2
2.2	Synchronization (SYNC) Jumper	2-2
2.3	Power Good (PG)	2-2
2.4	Low Battery Out (LBO)	2-2
3	PCB Layout	3-1
3.1	SLVP234 EVM Schematic and Bill of Materials	3-2
3.2	PCB Layout of the TPS62050EVM and TPS62052EVM	3-4

Figures

3-1	TPS62050EVM and TPS62052EVM (SLVP234) Schematic	3-2
3-2	Component Placement	3-4
3-3	Top Layer	3-4
3-4	Bottom Layer	3-5

Tables

1-1	EVM Ordering Information	1-2
3-1	TPS62050 and TPS62052 EVMs (SLVP234) Bill of Materials	3-2

Introduction

The Texas Instruments TPS62050 and TPS62052 evaluation modules (EVM) for low-power, high-efficiency, step-down converters help designers evaluate these devices. The EVMs make it possible to evaluate different modes of the devices as well as the device performance.

The TPS6205xEVM is available as the TPS62050 adjustable version set to 3.3 V and the TPS62052 1.5-V fixed version.

The TPS62050EVM can be easily set up to provide any output voltage between 0.7 V to 6 V (or V_{in}) by adjusting the external resistor divider. Refer to the data sheet (SLVS432) for various fixed voltage options available for the TPS6205x. The TPS6205x has an input voltage range between 2.7 V and 10 V with an output current up to 800 mA.

Any version of the TPS6205x can be evaluated by removing and replacing the IC on the EVM.

Topic	Page
1.1 EVM Ordering Information	1-2

1.1 EVM Ordering Information

Table 1–1. EVM Ordering Information

EVM Number	Description
TPS62050EVM–234	Adjustable output voltage version set to 3.3 V
TPS62052EVM–234	1.5-V fixed output voltage version

Evaluation With the TPS6205xEVM

This chapter details the evaluation process and features of the EVM. For this purpose, a load is connected to the output pins Vout and GND, which allows the load current to be adjusted between 0 mA and 800 mA.

For accurate output voltage and input voltage measurements, it is important to measure the voltage on the input and output voltage terminals with a voltmeter connected directly to the input voltage or output voltage terminals. This eliminates any measurement errors related to voltage drops along the input and output terminal wires connected to the power supply or load.

Topic	Page
2.1 Enable (EN) Jumper	2-2
2.2 Synchronization (SYNC) Jumper	2-2
2.3 Power Good (PG) Pin	2-2
2.4 Low Battery Out (LBO) Pin	2-2

2.1 Enable (EN) Jumper

This jumper is used to enable the device. Connecting the EN pin to ON enables the part. Connecting the EN pin to OFF disables the device.

2.2 Synchronization (SYNC) Jumper

This jumper is used to choose between PWM and PFM/PWM modes of operation. Setting the jumper across PWM forces the device into the low-noise fixed-frequency pulse width modulation (PWM) mode. Setting the jumper across PWM/PFM enables the power save mode where the device enters a pulse frequency modulation mode (PFM) at light to medium load currents, which reduces quiescent current and switching frequency to a minimum to achieve highest efficiency over the entire load current range.

Additionally an external clock between 600 kHz and 1200 kHz can be applied to pin 2 of J2 (SYNC) in order to synchronize the converter to an external clock.

2.3 Power Good (PG)

The PG pin is an open drain output capable of sinking typically 1 mA. A pullup resistor is required to use the PG. The pullup resistor should be placed between the Vout and PG. The PG pin becomes active high when the output voltage exceeds typically 98.5% of its nominal value. Leave the PG pin unconnected when not used.

2.4 Low Battery Out (LBO)

The LBO pin is an open drain output which goes low when the voltage at the low battery input (LBI) falls below the trip point of 1.21 V. An external pullup resistor which is placed between LBO and Vout is required to use the LBO.

PCB Layout

As for all switch mode power supplies, the PCB layout is a very important step in the power supply design process. The following figures show the layout for the adjustable and fixed output voltage EVMs.

Topic	Page
3.1 SLVP234 EVM Schematic and Bill of Materials	3-2
3.2 PCB Layout of the TPS62050EVM and TPS62052EVM	3-4

3.1 SLVP234 EVM Schematic and Bill of Materials

Figure 3–1 shows the SLVP234 EVM schematic diagram. The bill of materials for the TPS62050EVM and TPS62052EVM is shown in Table 3–1. More details about the design and component selection for the dc-dc converter can be found in the data sheet.

Figure 3–1. TPS62050EVM and TPS62052EVM (SLVP234) Schematic




Table 3–1. TPS62050 and TPS62052 EVMs (SLVP234) Bill of Materials

Count		Ref	Description	Size	MFR	Part Number
TPS62050	TPS62052	Des				
1	1	C1	Capacitor, Ceramic, 10 µF, 16 V, X5R, 10%	1210	Murata	GRM32ER61C106KC31
1	open	C2	Capacitor, ceramic, 22 pF, 50 V, C0G, 5%	603	Murata	GRM1885C1H220JZ01
open	open	C3	Capacitor, ceramic, xx µF, xx µV	603		
1	1	C4	Capacitor, ceramic, 22 µF, 6.3–V, X5R, 10%	1210	Murata	GRM32DR60J226KA01
1	1	C5	Capacitor, ceramic, 4.7 µF, 6.3 V, X5R, 10%	805	Murata	GRM219R60J475KE11
2	2	J1, J3	Header, 4 pin, 100 mil spacing, (36-pin strip)	0.12	Sullins	PTC36SAAN
2	2	J2, J4	Header, 2 pin, 100 mil spacing, (36-pin strip)	0.12	Sullins	PTC36SAAN
2	2	JP1, JP2	Jumper, 3 pin, 100 mil spacing, (36-pin strip)	0.12	Sullins	PTC36SAAN
1	1	L1	Inductor, SMT, 10 µH, 1.4 A, 63.6 mΩ	0.276 sq	TDK	SLF7032T–100M1R4
1	1	R1	Resistor, chip, 130 kΩ, 1/16 W, 1%	603	Std	Std
1	1	R2	Resistor, chip, 100 kΩ, 1/16 W, 1%	603	Std	Std
1		R3	Resistor, chip, 562 kΩ, 1/16 W, 1%	603	Std	Std
	1		Resistor, chip, 0 Ω, 1/16 W, 5%	603	Std	Std

Table 3–1. TPS62050 and TPS62052 EVMs (SLVP234) Bill of Material (Continued)

Count		Ref	Description	Size	MFR	Part Number
TPS62050	TPS62052	Des				
1	open	R4	Resistor, chip, 100 k Ω , 1/16 W, 1%	603	Std	Std
1	1	R5	Resistor, chip, 1.00 M Ω , 1/16 W, 1%	603	Std	Std
1	1	R6	Resistor, chip, 1.00 M Ω , 1/16 W, 1%	603	Std	Std
1		U1	IC, high-efficiency step-down converter, Adj V	DGS10	TI	TPS62050DGS
	1		IC, high-efficiency step-down converter, 1.5 V	DGS10	TI	TPS62052DGS
1	1	—	PCB, 1.6 In $\times$ 1.255 In $\times$ 0.062 In		Any	SLVP234
2	2	—	Shunt, 100 mil, black	0.100	3M	929950–00

3.2 PCB Layout of the TPS62050EVM and TPS62052EVM

The figures below show the layout for the adjustable and fixed output voltage EVMs.

Figure 3–2. Component Placement




Figure 3–3. Top Layer




Figure 3–4. Bottom Layer

