

Table of Contents

1 Features	1	8.2 Functional Block Diagram	9
2 Applications	1	8.3 Feature Description.....	9
3 Description	1	8.4 Device Functional Modes.....	12
4 Revision History	2	8.5 Programming.....	14
5 Description (continued)	3	9 Application and Implementation	16
6 Pin Configuration and Functions	3	9.1 Application Information.....	16
7 Specifications	4	9.2 Typical Application	16
7.1 Absolute Maximum Ratings	4	10 Power Supply Recommendations	19
7.2 ESD Ratings.....	4	11 Layout	19
7.3 Recommended Operating Conditions.....	4	11.1 Layout Guidelines	19
7.4 Thermal Information	4	11.2 Layout Example	19
7.5 Electrical Characteristics.....	5	12 Device and Documentation Support	20
7.6 Timing Requirements	7	12.1 Trademarks	20
7.7 Typical Characteristics	8	12.2 Electrostatic Discharge Caution.....	20
8 Detailed Description	9	12.3 Glossary	20
8.1 Overview	9	13 Mechanical, Packaging, and Orderable Information	20

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (December 2014) to Revision C

	Page
• Added qualification for automotive applications to <i>Features</i>	1
• Added the <i>ESD Ratings</i> table with HBM and CDM ratings	4


Changes from Revision A (May 2005) to Revision B

	Page
• Added <i>Feature Description</i> section, <i>Device Functional Modes</i> , <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section.	1

5 Description (continued)

The data from the A/D enables the system to analyze the amount of retard timing for the next spark ignition timing cycle. With the microprocessor closed-loop system, advancing and retarding the spark timing optimizes the load/RPM conditions for a particular engine (data stored in RAM).

6 Pin Configuration and Functions



Pin Functions

PIN		TYPE (PULLUP/PULLDOWN)	DESCRIPTION
NAME	NO.		
VDD	1	I	5-V input supply
GND	2	I	Ground connection
Vref	3	O	Supply reference generator with external bypass capacitor
OUT	4	O	Buffered integrator output
NC ⁽¹⁾	5	—	No connection
	6		
INT/HOLD	7	I (pulldown)	Selectable for integrate (high) or hold (low) mode (with internal pulldown)
$\overline{\text{CS}}$	8	I (pullup)	Chip select for SPI communications (active low with internal pullup)
XIN	9	I	Inverter input for oscillator
XOUT	10	O	Inverter output for oscillator
SDO	11	O	Serial data output for SPI bus
SDI	12	I (pullup)	Serial data input line
SCLK	13	I (pullup)	SPI clock
$\overline{\text{TEST}}$	14	I (pullup)	Test mode (active low), open for normal operation
CH2P	15	I	Positive input for amplifier 2
CH2N	16	I	Negative input for amplifier 2
CH2FB	17	O	Output of amplifier 2, for feedback connection
CH1FB	18	O	Output of amplifier 1, for feedback connection
CH1N	19	I	Negative input for amplifier 1
CH1P	20	I	Positive input for amplifier 1

- (1) These terminals are to be used for test purposes only and are not connected in the system application. No signal traces should be connected to the NC terminals.

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
V _{DD}	Regulated input voltage ⁽²⁾⁽³⁾	−0.3	7	V
V _O	Output voltage ⁽²⁾⁽³⁾	−0.3	7	V
V _{IN}	Input voltage ⁽²⁾⁽³⁾	−0.3	7	V
I _{IN}	DC input current on terminals CH1P, CH1N, CH2P, and CH2N ⁽²⁾⁽³⁾		2	mA
V _{DCIN}	DC input voltage on terminals CH1P, CH1N, CH2P and CH2N ⁽²⁾⁽³⁾		14	V
R _{θJA}	Junction-to-ambient thermal impedance		120	°C/W
P _D	Continuous power dissipation		200	mW
T _A	Operating ambient temperature	−40	125	°C
T _{stg}	Storage temperature	−65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to GND.

(3) Absolute negative voltage on these terminals is not to go < −0.5 V.

7.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM) ⁽¹⁾	4000
		Charged-device model (CDM)	1500

(1) The human body model is a 100-pF capacitor discharged through a 1.5-kΩ resistor into each terminal.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{DD}	Regulated input voltage	−0.3	5.5	V
V _O	Output voltage	−0.3	5.5	V
V _{IN}	Input voltage	0.05	V _{DD} − 0.05	V
I _{IN}	DC input current on terminals CH1P, CH1N, CH2P, and CH2N	−1	1	μA
V _{DCIN}	DC input voltage on terminals CH1P, CH1N, CH2P, and CH2N		V _{ref} , (V _{DD} / 2)	V
P _D	Continuous power dissipation		100	mW

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPIC8101	UNIT
		DW [SOIC]	
		20 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	66.2	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	29.6	
R _{θJB}	Junction-to-board thermal resistance	34.4	
Ψ _{JT}	Junction-to-top characterization parameter	7.1	
Ψ _{JB}	Junction-to-board characterization parameter	33.8	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

7.5 Electrical Characteristics

$V_{DD} = 5\text{ V} \pm 5\%$, input frequency before prescaler = 4 to 20 MHz ($\pm 0.5\%$), $T_A = -40^\circ\text{C}$ to 125°C (unless otherwise specified)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{DD(Q)}$	Quiescent current	$V_{DD} = 5\text{ V}$		7.5		mA
$I_{DD(OP)}$	Operating current	$V_{DD} = 5\text{ V}$, $XIN = 8\text{ MHz}$			20	mA
V_{mid0}	Midpoint voltage	$V_{DD} = 5\text{ V}$, $I_{Source} = 2\text{ mA}$	2.3	2.5	2.55	V
V_{mid1}	Midpoint voltage	$V_{DD} = 5\text{ V}$, $I_{Sink} = 2\text{ mA}$	2.4	2.5	2.7	V
V_{mid2}	Midpoint voltage	$V_{DD} = 5\text{ V}$, $I_L = 0\text{ mA}$	2.4	2.5	2.6	V
R_{pull0}	Internal pullup resistor $\overline{CS}$, SDI, SCLK, $\overline{TEST}$	$V_{IN} = GND$	30			k Ω
R_{pull1}	Internal pulldown resistor INT/HOLD	$V_{IN} = V_{DD}$	20			k Ω
I_{lkq}	Input leakage current CS, SDI, SCLK, INT/HOLD, $\overline{TEST}$	Measured at GND and V_{DD} , $V_{DD} = 5.5\text{ V} = V_{IN}$			± 3	μA
V_{IL}	Low-level input voltage INT/HOLD, $\overline{CS}$, $\overline{TEST}$, SDI, SCLK				30% of V_{DD}	
V_{IH}	High-level input voltage INT/HOLD, $\overline{CS}$, $\overline{TEST}$, SDI, SCLK		70% of V_{DD}			
V_{OL}	Low-level output voltage SDO	$I_{Sink} = 4\text{ mA}$, $V_{DD} = 5\text{ V}$			0.7	V
V_{OH}	High-level output voltage SDO	$I_{Source} = 100\text{ }\mu\text{A}$, $V_{DD} = 5\text{ V}$	4.4			V
$I_{lkq(OL)}$	Low-level leakage current SDO	Measured at GND and $V_{DD} = 5\text{ V}$, SDO in high impedance	-10		10	μA
$V_{OL(XOUT)}$	Low-level output voltage	$I_{Sink} = 500\text{ }\mu\text{A}$, $V_{DD} = 4.5\text{ V}$			1.5	V
$V_{OH(XOUT)}$	High-level output voltage	$I_{Source} = 500\text{ }\mu\text{A}$, $V_{DD} = 5\text{ V}$	4.4			V
V_{hyst}	Hysteresis voltage INT/HOLD, $\overline{CS}$, XIN, SDI, SCLK, $\overline{TEST}$		0.4			V
INPUT AMPLIFIERS						
$V_{OH}^{(1)}$	CH1FB and CH2FB high-level output voltage	$V_{DD} = 5\text{ V}$, $I_{Source} = 100\text{ }\mu\text{A}$	$V_{DD} - 0.05$	$V_{DD} - 0.02$		V
		$V_{DD} = 5\text{ V}$, $I_{Source} = 2\text{ mA}$	$V_{DD} - 0.5$			
$V_{OL}^{(1)}$	CH1FB and CH2FB low-level output voltage	$I_{Sink} = 100\text{ }\mu\text{A}$		15	50	mV
		$I_{Sink} = 2\text{ mA}$			500	
C_{ATTEN}	Cross-coupling attenuation CH1FB and CH2FB	$f_{in\text{ max}(ch1)} = 20\text{ kHz}$, measured on channel 2	40			dB
A_v	Open-loop gain		60	100		dB
G_{BW}	Gain bandwidth product	Input range 0.5 to 4.5 V	1	2.6		MHz
V_{IN}	Input voltage range		0.05	$V_{DD} - 0.05$		V
$V_{(offset)}$	Offset voltage at input		-10		10	mV
CMRR	Common-mode rejection ratio	Inputs at V_{mid} $f_{in} = 0$ to 20 kHz	60	80		dB
PM	Phase margin	Gain = 1, $C_L = 200\text{ pF}$, $R_L = 100\text{ k}\Omega$	45			°
PRESALER, XIN						
V_{OSC}	Minimum input peak amplitude ⁽¹⁾	$V_{DD} = V_{min}$, oscillator inverter biased feedback resistor 1 M Ω , $f_{osc} = 24\text{ MHz}$	150			mV
C_{IN}	Input capacitance	Assured by design			7	pF
$I_{lkq(XIN)}$	Leakage current		-1		1	μA
MULTIPLEXER						
C_{ATTEN}	Cross-coupling attenuation (assured by design)	$f_{in\text{ max}(ch1)} = 20\text{ kHz}$, measured on channel 2	40			dB

(1) 150-mV input amplitude on the 4-MHz clock input only applies if the feedback network is completed. Without the feedback network, the 4-MHz signal should be at 0- to 5-V levels.

TPIC8101

SLIS110C – APRIL 2003 – REVISED MARCH 2015

www.ti.com

Electrical Characteristics (continued)
 $V_{DD} = 5\text{ V} \pm 5\%$, input frequency before prescaler = 4 to 20 MHz ($\pm 0.5\%$), $T_A = -40^\circ\text{C}$ to 125°C (unless otherwise specified)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANTI-ALIASING FILTER						
$f_c^{(2)}$	Cut-off frequency at –3 dB		35	45	55	kHz
BW	Response 1 to 20 kHz referenced to 1 kHz	70-mV RMS, input: CH1FB or CH2FB, output: OUT	–1	–0.5	1	dB
ATTEN	Attenuation at 100 kHz referenced to 1 kHz	70-mV RMS, input: CH1FB or CH2FB, output: OUT	–10	–15		dB
ANALOG-TO-DIGITAL CONVERTER						
f_s	Sampling frequency	For all frequencies stated	198	200	202	kHz
AR	Analog resolution		10			bit
ADNL	Differential linearity error (DNL)			1		bit
AINL	Linearity error (INL)			1		bit
DIGITAL-TO-ANALOG CONVERTER						
$f_{s(DA)}$	Sampling frequency		198	200	202	kHz
DR	Resolution at 200 kHz		10			bit
DDNL	Differential linearity error (DNL)	(Vreset < DACout < 0.98 V_{DD})	–1		1	LSB
DINL	Linearity error (INL)	(Vreset < DACout < 0.98 V_{DD})	–2.5		2.5	LSB
DRNIL	Repeatability (for characterization purposes only)		–1		1	LSB
OUTPUT BUFFER						
V_{OH}	High-level output voltage	$V_{DD} = 5\text{ V}$, $I_{Source} = 2\text{ mA}$	$V_{DD} - 0.2$ $V_{DD} - 0.15$			V
V_{OL}	Low-level output voltage	$V_{DD} = 5\text{ V}$, $I_{Sink} = 2\text{ mA}$		120	175	mV
A_v	Open-loop gain	$I_O = \pm 2\text{ mA}$	60	100		dB
G	Output gain	$I_O = \pm 2\text{ mA}$		1		
V_{ripple}	Ripple voltage	$C_L = 0$ to 22 nF, max slew rate, 12 mV/ μs from Vreset to 4 V			10	mV
t_s	Settling time	$C_L = 0$ to 22 nF, max slew rate, 12 mV/ μs from Vreset to 4 V, output: ± 0.5 LSB			20	μs

(2) f_c is programmable (see Table 3).

7.6 Timing Requirements

$V_{DD} = 5\text{ V} \pm 5\%$, $T_A = -40^\circ\text{C}$ to 125°C (unless otherwise specified)

		MIN	NOM	MAX	UNIT
f_{SPI}	SPI frequency			5	MHz
t1	Time from $\overline{\text{CS}}$ falling edge to SCLK rising edge	10			ns
t2	Time from $\overline{\text{CS}}$ falling edge to SCLK falling edge	80			ns
t3	Time for SCLK to go high	60			ns
t4	Time for SCLK to go low	60			ns
t5	Time from last SCLK falling edge to $\overline{\text{CS}}$ rising edge	80			ns
t6	Time from SDI valid to falling edge of SCLK	60			ns
t7	Time for SDI valid after falling edge of SCLK	10			ns
t8	Time after $\overline{\text{CS}}$ rises until INT/HOLD to go high	8			ns
t9	Time between two words for transmitting	170			ns
t10	Time for SDO valid after SDI on bus, at $V_{DD} = 5\text{ V}$ and load = 20 pF			40	ns






Figure 1. Serial Peripheral Interface (SPI)

7.7 Typical Characteristics




8 Detailed Description

8.1 Overview

The TPIC8101 is designed for knock sensor signal conditioning in automotive applications. The device is an analog interface between the engine acoustical sensors or accelerometers and the fuel management systems of a gasoline engine. The two wide-band amplifiers process signals from the piezoelectric sensors. Outputs of the amplifiers feed a channel select MUX switch and then a third-order antialiasing filter. This signal is converted using an analog-to-digital conversion (10 bits with a sampling frequency of 200 kHz) prior to the gain stage.

8.2 Functional Block Diagram



8.3 Feature Description

The gain stage is adjustable through the SPI to compensate for the knock energies. The gain setting is selectable up to 64 values ranging from 0.111 to 2.0.

The output of the gain stage feeds a band-pass filter circuit to process the particular frequency component associated with the engine and transducer.

The band-pass filter has a gain of two and a center frequency range between 1.22 and 19.98 kHz (64-bit selection). The output from this stage is internally clamped.

The output from the band-pass filter is full-wave rectified with its output clamped below V_{DD} .

Feature Description (continued)

The full-wave rectified signals are integrated using an integrator time constant set by the SPI and integration time window set by the pulse duration of INT/HOLD. At the start of each knock window, the integrator output is reset. The output of the integrator is internally clamped and the digital output may be directly interfaced to the microprocessor.

The integrated signal is converted to an analog format by a 10-bit DAC. The microprocessor may interface to this signal, read this data, and adjust the spark ignition timing to optimize fuel efficiency related to load versus engine RPM.

8.3.1 Functional Terminal Description

8.3.1.1 Supply Voltage (V_{DD})

The V_{DD} terminal is the input supply for the IC, typically 5-V $\pm 5\%$ tolerant. A noise filter capacitor of 4.7 μ F (typical) is required on this terminal to ensure stability of the internal circuits.

8.3.1.2 Ground (GND)

The GND terminal is connected to the system ground rail.

8.3.1.3 Reference Supply (V_{ref})

The V_{ref} is an internally generated supply reference voltage for biasing the amplifier inputs. The terminal is used to decouple any noise in the system by placing an external capacitor of 22 nF (typical).

8.3.1.4 Buffered Integrator Output (OUT)

The OUT terminal is the output of the integrated signal. This is an analog signal interfaced to the microprocessor A/D channel for data acquisition. A capacitor of 2.2 nF is used to stabilize the signal output.

8.3.1.5 Integration/Hold Mode Selection (INT/HOLD)

The INT/HOLD is an input control signal from the microprocessor to select either to integrate the sensed signal or to hold the data for acquisition. There is an internal pulldown on this terminal (default HOLD mode).

8.3.1.6 Chip Select for SPI ($\overline{CS}$)

The $\overline{CS}$ terminal allows serial communication to the IC through the SPI from a master controller. The chip select is active low with an internal pullup (default inactive).

8.3.1.7 Oscillator Input (XIN)

The XIN terminal is the input to the inverter used for the oscillator circuit. An external clock signal from the MCU, crystal, or ceramic resonator is configured with resistors and capacitors. To bias the inverter, place a resistor (1 M Ω typical) across XIN and XOUT.

This clock signal is prescaled to set the internal sampling frequency of the A/D converter.

8.3.1.8 Oscillator Output (XOUT)

The XOUT terminal is the output of the inverter used for the oscillator circuit.

8.3.1.9 Data Output (SDO)

The SDO output is the SPI data bus reporting information back to the microprocessor. This is a tri-state output with the output set to high-impedance mode when CS is pulled to V_{DD} . The high-impedance state can also be programmed by setting a bit in the prescale word, which takes precedence over the CS setting. The output is disabled when the CS terminal is pulled high (V_{DD}).

8.3.1.10 Data Input (SDI)

The SDI terminal is the communication interface for data transfer between the master and slave components. The SDI has an internal pullup to V_{DD} ; the data stream is in 8-bit word format.

Feature Description (continued)

8.3.1.11 Serial Clock (SCLK)

The SCLK output signal is used for synchronous communication of data. Typically, the output from the master clock is low with the IC having an internal pullup resistor to V_{DD} . The data is clocked to the internal shift register on the falling clock edge.

8.3.1.12 Test ($\overline{\text{TEST}}$)

The $\overline{\text{TEST}}$ terminal, when pulled low, allows the IC to enter the test mode. During normal operation, this terminal is left open or tied high (V_{DD}). There is an internal pullup to V_{DD} (default).

8.3.1.13 Feedback Output for Amplifiers (CH1FB and CH2FB)


The CHXFB are amplifier outputs for the sensor signals. The gain of the respective amplifiers is set using the CHXFB and CHX input terminals (see Figure 1).

8.3.1.14 Input Amplifiers (CH1P, CH1N, CH2P, and CH2N)

CH1P, CH1N, CH2P, and CH2N are the inputs for the two amplifiers which interface to the external knock sensors.

The gain is set by external resistors R1 and R2. The inputs and outputs of the amplifier are rail-to-rail compatible to the supply V_{DD} .

An internal multiplexer selects the desired sensor signal to process, which is programmable through the SPI.



NOTE: The series capacitor C is not mandatory and may be removed in some application circuits

Figure 4. Input Signal Configuration

8.3.2 Timing Information

This is an 8-bit SPI protocol used to communicate with the microcontroller in the system for setting various operating parameters.

When $\overline{\text{CS}}$ is held high, the signals on the SCLK and SDI lines are ignored and SDO is forced into a high-impedance state. SCLK must be low when $\overline{\text{CS}}$ is asserted low.

On each falling edge of the SCLK pulse after $\overline{\text{CS}}$ is asserted low, the new byte is serially shifted into the register. The most significant bit (MSB) is shifted first. Only eight bits in a frame are acceptable. When a number of bits shifted varies from the value eight, the information is ignored and the register retains the old setting.

Feature Description (continued)

The shift register transfers the data into a latch register after the eighth SCLK clock pulse and when $\overline{\text{CS}}$ transitions from low to high (see [Figure 1](#)).

The function of the integration mode is to ignore any SPI frame transmission when the INT/HOLD bit = 1. In the hold mode with INT/HOLD = 0, all necessary bytes may be transmitted.

8.4 Device Functional Modes

8.4.1 System Transfer Equation

The output voltage may be derived from:

$$V_O = V_{IN} \times A_{IN} \times A_P \times A_{BP} \times A_{INT} \times \frac{t_{INT}}{\tau_C} \times A_O + V_{RESET}$$

where

- V_{IN} = Input voltage peak (amplitude)
- V_O = Output voltage
- A_{IN} = Input amplifier gain setting
- A_P = Programmable gain setting
- A_{BP} = Gain of band-pass filter
- A_{INT} = Gain of integrator
- t_{INT} = Integration time from 0.5 to 10 ms
- A_O = Output buffer gain
- τ_C = Programmable integrator time constant
- V_{RESET} = Reset voltage from which the integration operation starts

(1)

If $A_{BP} = A_{INT} = 2$ and $A_{IN} = A_O = 1$, then:

$$V_O = V_{IN} \times A_P \times \frac{8}{\Pi} \times \frac{t_{INT}}{\tau_C} + V_{RESET}$$

(2)

8.4.2 Programming in Normal Mode ($\overline{\text{TEST}} = 1$)

To enable programming in the normal mode, the $\overline{\text{TEST}}$ terminal must be high. Communication is through the SPI and the $\overline{\text{CS}}$ terminal is used to enable the IC. The information on the SDI line consists of two parts: address and data.

After power up, the SPI is in default mode (see [Table 1](#)).

8.4.3 Default SPI Mode

The SPI is in the default mode on the power-up sequence. In this case, the SDO directly equals the SDI (echo function). In this mode, five commands can be transmitted by the master controller to configure the IC (see [Table 1](#)).

Device Functional Modes (continued)

Table 1. Default SPI Mode

NO.	Code	Command (t)	Data	Response (t)
1	010 D[4:0]	Set the prescaler and SDO status	OSC _{IN} frequency D[4:1] = 0000 → 4 MHz D[4:1] = 0001 → 5 MHz D[4:1] = 0010 → 6 MHz D[4:1] = 0011 → 8 MHz D[4:1] = 0100 → 10 MHz D[4:1] = 0101 → 12 MHz D[4:1] = 0110 → 16 MHz D[4:1] = 0111 → 20 MHz D[4:1] = 1000 → 24 MHz D[0] = 0 → SDO active D[1] = 1 → SDO high impedance	SDI (010 D[4:0])
2	1110 000 D[0]	Select the channel	D[0] = 0 → Channel 1 selected D[1] = 1 → Channel 2 selected	SDI (1110 000 D[0])
3	00 D[5:0]	Set the band-pass center frequency	D[5:0] (see Table 3)	SDI (00 D[5:0])
4	10 D[5:0]	Set the gain	D[5:0] (see Table 3)	SDI (10 D[5:0])
5	110 D[4:0]	Set the integration time constant	D[4:0] (see Table 3)	SDI (100 D[4:0])
6	0111 0001	Set SPI configuration to the advanced mode ⁽¹⁾	None	SDI (0111 0001)

(1) Command number 6 is to enter into the advanced mode.

8.4.4 Advanced SPI Mode

The advanced SPI mode has additional features to the default SPI mode. A control byte is written to the SDI and shifted with the MSB first. The response byte on the SDO is shifted out with the MSB first. The response byte corresponds to the previous command. Therefore, the SDI shifts in a control byte *n* and shifts out a response command byte *n* – 1. Each control/response pair of commands requires two full 8-bit shift cycles to complete a transmission. [Table 2](#) shows the control bytes with the expected response.

In the advanced SPI mode, only a power-down condition may reset the SPI mode to the default state on the subsequent power-up cycle.

Table 2. Advanced SPI Mode Control Bytes and Expected Response

NO.	Code	Command (t)	Data	Response (t)
1	010 D[4:0]	Set the prescaler and SDO status	OSC _{IN} frequency D[4:1] = 0000 → 4 MHz D[4:1] = 0001 → 5 MHz D[4:1] = 0010 → 6 MHz D[4:1] = 0011 → 8 MHz D[4:1] = 0100 → 10 MHz D[4:1] = 0101 → 12 MHz D[4:1] = 0110 → 16 MHz D[4:1] = 0111 → 20 MHz D[4:1] = 1000 → 24 MHz D[0] = 0 → SDO active D[1] = 1 → SDO high impedance	Byte 1 (D7 to D0) of the digital integrator output
2	1110 000 D[0]	Select the channel	D[0] = 0 → Channel 1 selected D[1] = 1 → Channel 2 selected	D9 to D8 of digital integrator output followed by six zeros
3	00 D[5:0]	Set the band-pass center frequency	D[5:0] (see Table 3)	Byte 1 (MSB) of the 00000001
4	10 D[5:0]	Set the gain	D[5:0] (see Table 3)	Byte 2 (LSB) 11100000
5	110 D[4:0]	Set the integration time constant	D[4:0] (see Table 3)	SPI configuration (MSB) 01110001(LSB)

Table 2. Advanced SPI Mode Control Bytes and Expected Response (continued)

NO.	Code	Command (t)	Data	Response (t)
6	0111 0001	Set SPI configuration to the advanced mode	None	Inverted SPI configuration (MSB)10001110(LSB)

8.4.5 Digital Data Output from the TPIC8101

Digital output:

- Digital integrator output (10 bits, D[9:0])
- First response byte (MSB): 8 bits for D7 to D0 of the integrator output
- Second response byte (LSB): 2 bits for D9 to D8 of the integrator output followed by six zeros

8.5 Programming

Table 3. Integrator Programming

Decimal Value (D4:D0)	Integrator Time Constant (μs)	Band-Pass Frequency (kHz)	Gain	Decimal Value (D5:D0)	Band-Pass Frequency (kHz)	Gain
0	40	1.22	2	32	4.95	0.421
1	45	1.26	1.882	33	5.12	0.4
2	50	1.31	1.778	34	5.29	0.381
3	55	1.35	1.684	35	5.48	0.364
4	60	1.4	1.6	36	5.68	0.348
5	65	1.45	1.523	37	5.9	0.333
6	70	1.51	1.455	38	6.12	0.32
7	75	1.57	1.391	39	6.37	0.308
8	80	1.63	1.333	40	6.64	0.296
9	90	1.71	1.28	41	6.94	0.286
10	100	1.78	1.231	42	7.27	0.276
11	110	1.87	1.185	43	7.63	0.267
12	120	1.96	1.143	44	8.02	0.258
13	130	2.07	1.063	45	8.46	0.25
14	140	2.18	1	46	8.95	0.236
15	150	2.31	0.944	47	9.5	0.222
16	160	2.46	0.895	48	10.12	0.211
17	180	2.54	0.85	49	10.46	0.2
18	200	2.62	0.81	50	10.83	0.19
19	220	2.71	0.773	51	11.22	0.182
20	240	2.81	0.739	52	11.65	0.174
21	260	2.92	0.708	53	12.1	0.167
22	280	3.03	0.68	54	12.6	0.16
23	300	3.15	0.654	55	13.14	0.154
24	320	3.28	0.63	56	13.72	0.148
25	360	3.43	0.607	57	14.36	0.143
26	400	3.59	0.586	58	15.07	0.138
27	440	3.76	0.567	59	15.84	0.133
28	480	3.95	0.548	60	16.71	0.129
29	520	4.16	0.5	61	17.67	0.125
30	560	4.39	0.471	62	18.76	0.118
31	600	4.66	0.444	63	19.98	0.111

8.5.1 Programming Examples

- Prescaler/SDO status:
 - 01000101 programs an input frequency of 6 MHz with SDO terminal in high impedance.
- Channel selection:
 - 1110001 selects channel 2.
- Band-pass frequency:
 - 00100111 programs a band-pass filter with center frequency of 6.37 kHz.
- Gain control:
 - 10010100 programs the gain with attenuation of 0.739.
- Integrator time constant:
 - 11000011 programs integrator time constant of 55 μ s. [Table 1](#) through [Table 3](#) show the binary values.

8.5.2 Programming in TEST Mode ($\overline{\text{TEST}} = 0$)

To enter test mode, the $\overline{\text{TEST}}$ terminal must be low. See [Table 4](#) for the signal that may be accessed in this mode.

Table 4. Programming in TEST Mode

NO.	Test Description	SDI Command MSB, LSB	Response	Description
T1	AAF individual test	1111, 0000	ADC clock	Deactivates the input and output operational amplifiers AAF input connected to CH1FB terminal AAF output connected to OUT terminal
T2	In-line test to AAF output	1111, 0000	None	Deactivates the output operational amplifier AAF output connected to OUT terminal
T3	Output buffer individual test	1111, 0010	None	Opens the feedback loop of the output buffer and deactivates the input operational amplifier and AAF CH1FB connected to positive input terminal of operational amplifier CH2FB connected to negative input terminal of operational amplifier
T4	ADC/DAC individual test (with the output buffer)	1111, 0011	ADC data	Deactivates the input operational amplifiers and AAF INT/HOLD = ADC_Sync OSCIN = ADC_SCLK DAC shifted in from SDI terminal
T5	ADC/DAC individual test (without the output buffer)	1111, 0100	ADC data	Deactivates the input operational amplifiers, AAF, and output buffer INT/HOLD = ADC_Sync OSCIN = ADC_SCLK DAC is shifted in from SDI terminal
T6	In-line test to ADC output	1111, 0011	ADC data	INT/HOLD = ADC_Sync OSCIN = ADC_SCLK DAC shifted in from SDI terminal
T7	Reading of digital clamp flag	1111, 1000	Clamp flag D[2:0]	Implies command number 6 (advanced SPI mode) D[0]: Gain stage clamp status D[1]: BPF stage clamp status D[2]: INT stage clamp status D = 0 → No clamp activated D = 1 → Clamp activated

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TPIC8101 can interface with one or two flat type or resonant knock sense elements. Flat type (non-resonant) sensors have a wider frequency bandwidth than resonant type sensors. A microprocessor must also interface with the TPIC8101 as shown in Figure 5. The microprocessor may sample the output data either through SPI or by sampling the analog OUT signal.

9.2 Typical Application




Figure 5. Application Schematic

9.2.1 Design Requirements

After the knock sense element and the microprocessor are chosen, the designer can choose the TPIC8101 settings. The settings that must be programmed through SPI are: f_{bp} , f_{osc} , A_P , T_C , and channel. If the analog output is used, then the INT/HOLD signal must be supplied by the microprocessor.

The input amplifier gain (A_{IN}) is typically set to 1 by setting $R1 = R2$. $R1$ and $R2$ should be chosen to be greater than 25 kΩ.

Typical Application (continued)

Table 5. System Design Constraints

PARAMETER	CONSTRAINT	VALUE FOR DESIGN EXAMPLE
V_{IN}	Amplitude of input signal from knock sensor; determined by knock sensor specification	300 mVpp
f_{bp}	Bandpass center frequency; determined by knock sensor specification	7.3 kHz
f_{osc}	Oscillator frequency; determined by microprocessor	6 MHz
t_{INT}	Integration window; determined by system specification. This is half the period of the INT/HOLD signal (when using a 50% duty cycle) which is generated by the microprocessor.	3 ms
V_{OUT}	Maximum voltage on the OUT pin for the maximum V_{IN}	4.5 V

9.2.2 Detailed Design Procedure

Design parameters to set:

A_{IN} : Input amplifier gain, typically set to 1

A_P : Programmable gain

τ_C : Integration time constant

Design equations:

$$A_{IN} = \frac{R2}{R1} \quad (3)$$

$$\tau_C = \frac{t_{INT}}{2 \times \pi \times V_{OUT}} \quad (4)$$

Use Equation 2 to solve for A_P :

$$A_P = \left(\frac{\pi}{8}\right) \times \tau_C \times \frac{V_{OUT} - V_{RESET}}{V_{IN} \times t_{INT}} \quad (5)$$

For this design example, use the parameters specified in Table 5. This example is for a resonant knock sensor.

Using Equation 4:

$$\tau_C = \frac{3 \text{ ms}}{2 \times \pi \times 4.5} = 106 \text{ } \mu\text{s} \quad (6)$$

Using Equation 5:

$$A_P = \left(\frac{\pi}{8}\right) \times (106 \text{ } \mu\text{s}) \times \frac{4.5 \text{ V} - 0.125 \text{ V}}{(0.15 \text{ V}) \times (3 \text{ ms})} \quad (7)$$

$A_P = 0.38$

Table 6 lists the parameters to program.

Table 6. Parameters to Program

Parameter	Calculated Value	Programmed Value	Code		SPI
			DEC	HEX	
Oscillator	6 MHz	6 MHz			1000010
Channel	1	1			11100000
f_{C0}	7.3 kHz	7.27 kHz	42	2A	101010
A_P	0.38	0.381	34	22	10100010
τ_C	106 μs	100 μs	10	0A	10001010

Figure 6 shows the input and output signals for this design example.

For a resonant knock sensor (as in the design example), the center frequency of the bandpass filter is set to the resonant frequency of the knock sensor. For a flat-type knock sensor, the bandpass filter design equation can be used to determine where the center frequency should be set.

The transfer function of the biquadratic bandpass IIR filter is:

$$H_{BP}(z) = G_{BP} \times \frac{b_0 + b_2 \times z^{-2}}{a_0 + a_1 \times z^{-1} + a_2 \times z^{-2}}$$

$$\text{With } b_0 = \alpha, b_2 = -\alpha, a_0 = 1 + \alpha, a_1 = -2 \times \cos(\omega), a_2 = 1 - \alpha, \alpha = \frac{\sin(\omega)}{2 \times Q} \quad (8)$$

$$\omega = 2 \times \pi \times \frac{f_{\text{center}}}{f_{\text{sampling}}}, Q = \frac{f_{\text{center}}}{f_{c2} - f_{c1}}, \text{ and } G(f_{c2}) = G(f_{c1}) = G(f_{\text{center}}) - 3 \text{ dB}$$

$$\text{With } G_{BP} = 2, Q = 2.3 \quad (9)$$

9.2.3 Application Curve




Figure 6. TPIC8101 Waveform

10 Power Supply Recommendations

A 5-V ± 0.25 V power supply should be used to power the TPIC8101. It can operate on 5 V ± 0.5 V; however, the electrical characteristics are not specified in that case. The maximum operating current consumption is 20 mA.

11 Layout

11.1 Layout Guidelines

The layout of the TPIC8101 can be routed as a two layer board, with the top layer primarily used for routing signals and the second layer used primarily as a ground plane.

The capacitors on VDD and VREF should be kept close to their respective pins and tie immediately through vias to ground. VREF should be connected to CH1P and CH2P in as tight a loop as possible. It can be routed on the second layer if necessary.

The resistor between Ch1N and CH1FB and CH2N and CH2FB should be kept close to the respective pins. The rest of the input signal chain should be routed cleanly to avoid noise interference.

The filter on XIN and XOUT for the input clock should be kept close to the XIN and XOUT pins.

11.2 Layout Example




Figure 7. PCB Layout Example

12 Device and Documentation Support

12.1 Trademarks

All trademarks are the property of their respective owners.

12.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.


12.3 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information


The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPIC8101DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPIC8101DWR	SOIC	DW	20	2000	350.0	350.0	43.0

DW0020A

PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



4220724/A 05/2016


NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
5. Reference JEDEC registration MS-013.



DW0020A

SOIC - 2.65 mm max height

SOIC



LAND PATTERN EXAMPLE
SCALE:6X



SOLDER MASK DETAILS

4220724/A 05/2016

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DW0020A

SOIC - 2.65 mm max height

SOIC



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:6X

4220724/A 05/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated