


350-MHz LOW-NOISE HIGH-SPEED AMPLIFIERS

FEATURES

- **Ultralow 1.5-nV/ $\sqrt{\text{Hz}}$ Voltage Noise**
- **High Speed:**
 - 350-MHz Bandwidth ($G = 10$, -3 dB)
 - 470-V/ μs Slew Rate
 - 40-ns Settling Time (0.1%)
- **Stable at a Gain of 10 (-9) or Greater**
- **High Output Drive, $I_o = 100$ mA (typ)**
- **Excellent Video Performance:**
 - 17-MHz Bandwidth (0.1 dB, $G = 10$)
 - 0.02% Differential Gain
 - 0.08° Differential Phase
- **Very Low Distortion:**
 - THD = -68 dBc ($f = 1$ MHz, $R_L = 150 \Omega$)
- **Wide Range of Power Supplies:**
 - $V_{CC} = \pm 5$ V to ± 15 V
- **Available in Standard SOIC or MSOP PowerPAD™ Package**
- **Evaluation Module Available**


DESCRIPTION

The THS4021 and THS4022 are ultralow voltage noise, high-speed voltage feedback amplifiers that are ideal for applications requiring low voltage noise, including communication and imaging. The single-amplifier THS4021 and the dual-amplifier THS4022 offer very good ac performance with 350-MHz bandwidth, 470-V/ μs slew rate, and 40-ns settling time (0.1%). The THS4021 and THS4022 are stable at gains of 10 (-9) or greater. These amplifiers have a high drive capability of 100 mA and draw only 7.8-mA supply current per channel. With total harmonic distortion (THD) of -68 dBc at $f = 1$ MHz, the THS4021 and THS4022 are ideally suited for applications requiring low distortion.



Cross Section View Showing PowerPAD Option (DGN)

VOLTAGE AND CURRENT NOISE vs FREQUENCY



G001

Figure 1.

RELATED DEVICES	
DEVICE	DESCRIPTION
THS4011/4012	290-MHz Low-Distortion High-Speed Amplifiers
THS4031/4032	100-MHz Low-Noise High-Speed Amplifiers
THS4061/4062	180-MHz High-Speed Amplifiers



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.



CAUTION: The THS4021 and THS4022 provide ESD protection circuitry. However, permanent damage can still occur if this device is subjected to high-energy electrostatic discharges. Proper ESD precautions are recommended to avoid any performance degradation or loss of functionality.

AVAILABLE OPTIONS⁽¹⁾

T_A	NUMBER OF CHANNELS	PACKAGED DEVICES		MSOP SYMBOL	EVALUATION MODULE
		PLASTIC SMALL OUTLINE ⁽²⁾ (D)	PLASTIC MSOP ⁽²⁾ (DGN)		
0°C to 70°C	1	THS4021CD	THS4021CDGN	ACK	THS4021EVM
	2	THS4022CD	THS4022CDGN	ACA	THS4022EVM
–40°C to 85°C	1	THS4021ID	THS4021CIDGN	ACL	–
	2	THS4022ID	THS4022CIDGN	ACB	–

- (1) For the most current package and ordering information, see the *Package Option Addendum* at the end of this document, or see the TI Web site at www.ti.com.
(2) The D and DGN packages are available taped and reeled. Add an R suffix to the device type (for example, THS4021CDGN).

FUNCTIONAL BLOCK DIAGRAMS




Figure 2. THS4021—Single Channel




Figure 3. THS4022—Dual Channel

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		VALUE	UNIT
V_{CC}	Supply voltage	± 16.5	V
V_I	Input voltage	$\pm V_{CC}$	V
I_O	Output current	150	mA
V_{IO}	Differential input voltage	± 4	V
	Continuous total power dissipation	See Dissipation Ratings table	
T_J	Maximum junction temperature	150	°C
T_A	Operating free-air temperature: C-suffix I-suffix	0 to 70	°C
		–40 to 85	
T_{stg}	Storage temperature	–65 to 150	°C
	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	300	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATINGS

PACKAGE	θ_{JA} (°C/W)	θ_{JC} (°C/W)	$T_A = 25^\circ\text{C}$ POWER RATING
D ⁽¹⁾	167	38.3	740 mW
DGN ⁽²⁾	58.4	4.7	2.14 W

- (1) This data was taken using the JEDEC standard low-K test PCB. For the JEDEC proposed high-K test PCB, the θ_{JA} is 95°C/W with a power rating at $T_A = 25^\circ\text{C}$ of 1.32 W.
(2) This data was taken using 2-oz. (0.071-mm thick) trace and copper pad on a 3-in. $\times$ 3-in. (7.62-cm $\times$ 7.62-cm) PCB, with the device soldered directly to the board. For further information, see the [Application Information](#) section of this data sheet.

RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT
V_{CC+} and V_{CC-}	Supply voltage	Dual supply	± 4.5		± 16	V
		Single supply	9		32	
T_A	Operating free-air temperature	C-suffix	0		70	°C
		I-suffix	–40		85	

ELECTRICAL CHARACTERISTICS

at $T_A = 25^\circ\text{C}$, $V_{CC} = \pm 15\text{ V}$, $R_L = 150\ \Omega$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
Dynamic Performance							
BW	Small-signal bandwidth (−3 dB)	V _{CC} = ±15 V	Gain = 10	350		MHz	
		V _{CC} = ±5 V		280			
		V _{CC} = ±15 V	Gain = 20	80			
		V _{CC} = ±5 V		70			
	Bandwidth for 0 1-dB flatness	V _{CC} = ±15 V	Gain = 10	17			
		V _{CC} = ±5 V		17			
	Full power bandwidth ⁽¹⁾	V _{O(pp)} = 20 V, V _{CC} = ±15 V			3.7		
		V _{O(pp)} = 5 V, V _{CC} = ±5 V			11.8		
SR	Slew rate ⁽²⁾	V _{CC} = ±15 V, 10-V step	Gain = 10	470		V/μs	
		V _{CC} = ±5 V, 5-V step		370			

- (1) Full-power bandwidth = slew rate / $2\pi V_{O(Peak)}$.

- (2) Slew rate is measured from an output level range of 25% to 75%.

ELECTRICAL CHARACTERISTICS (continued)

at $T_A = 25^\circ\text{C}$, $V_{CC} = \pm 15\text{ V}$, $R_L = 150\ \Omega$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t _s	Settling time to 0.1%	V _{CC} = ±15 V, 5-V step	Gain = −10		40		ns
		V _{CC} = ±5 V, 2-V step			50		
	Settling time to 0.01%	V _{CC} = ±15 V, 5-V step	Gain = −10		145		
		V _{CC} = ±5 V, 2-V step			150		
Noise/Distortion Performance							
THD	Total harmonic distortion	V _{O(pp)} = 2 V, f = 1 MHz, gain = 2, V _{CC} = ±15 V	R _L = 150 Ω		−68		dBc
			R _L = 1 kΩ		−77		
		V _{O(pp)} = 2 V, f = 1 MHz, gain = 2, V _{CC} = ±5 V	R _L = 150 Ω		−69		
			R _L = 1 kΩ		−78		
V _n	Input voltage noise	V _{CC} = ±5 V or ±15 V, f > 10 kHz			1.5		nV/√Hz
I _n	Input current noise	V _{CC} = ±5 V or ±15 V, f > 10 kHz			2		pA/√Hz
Differential gain error		Gain = 2, NTSC, 40 IRE modulation, ±100 IRE ramp	V _{CC} = ±15		0.02%		
			V _{CC} = ±5 V		0.02%		
Differential phase error		Gain = 2, NTSC, 40 IRE modulation, ±100 IRE ramp	V _{CC} = ±15		0.08		°
			V _{CC} = ±5 V		0.06		
X _T	Channel-to-channel crosstalk (THS4022 only)	V _{CC} = ±5 V or ±15 V, f = 1 MHz			−60		dB
DC Performance							
Open-loop gain		V _{CC} = ±15 V, V _O = ±10 V, R _L = 1 kΩ	T _A = 25°C	40	60		V/mV
			T _A = full range	35			
		V _{CC} = ±5 V, V _O = ±2.5 V, R _L = 250 Ω	T _A = 25°C	20	35		
			T _A = full range	15			
V _{OS}	Input offset voltage	V _{CC} = ±5 V or ±15 V	T _A = 25°C		0.5	2	mV
			T _A = full range			3	
Offset voltage drift			T _A = full range		15		μV/°C
I _{IB}	Input bias current		T _A = 25°C		3	6	μA
			T _A = full range			6	
I _{OS}	Input offset current		T _A = 25°C		30	250	nA
			T _A = full range			400	
Offset current drift		T _A = full range			0.3		nA/°C
Input Characteristics							
V _{ICR}	Common-mode input voltage range	V _{CC} = ±15 V		±13.8	±14.3		V
		V _{CC} = ±5 V		±3.8	±4.3		
CMRR	Common-mode rejection ratio	V _{CC} = ±15 V, V _{ICR} = ±12 V, T _A = full range		74	95		dB
r _i	Input resistance				1		MΩ
C _i	Input capacitance				1.5		pF
Output Characteristics							
V _O	Output voltage swing	V _{CC} = ±15 V	R _L = 250 Ω	±12	±12.5		V
		V _{CC} = ±5 V	R _L = 150 Ω	±3	±3.3		
		V _{CC} = ±15 V	R _L = 1 kΩ	±13	±13.5		
		V _{CC} = ±5 V		±3.4	±3.8		
I _O	Output current	V _{CC} = ±15 V	R _L = 20 Ω	80	100		mA
		V _{CC} = ±5 V		50	75		
I _{SC}	Short-circuit current ⁽³⁾	V _{CC} = ±15 V			150		mA
R _O	Output resistance ⁽³⁾	Open loop			13		Ω






(3) Observe power dissipation ratings to keep the junction temperature below the absolute maximum rating when the output is heavily loaded or shorted. See the [Absolute Maximum Ratings](#) table of this data sheet for more information.

ELECTRICAL CHARACTERISTICS (continued)

at $T_A = 25^\circ\text{C}$, $V_{CC} = \pm 15\text{ V}$, $R_L = 150\ \Omega$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
Power Supply							
V _{CC}	Supply voltage operating range	Dual supply		±4.5		±16.5	V
		Single supply		9		33	
I _{CC}	Supply current (per amplifier)	V _{CC} = ±15 V	T _A = 25°C		7.8	10	mA
			T _A = full range			11	
		V _{CC} = ±5 V	T _A = 25°C		6.7	9	
			T _A = full range			10.5	
PSRR	Power-supply rejection ratio	V _{CC} = ±5 V or ±15 V, T _A = full range		80	95		dB

TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS (continued)




Figure 9.




Figure 10.




Figure 11.




Figure 12.




Figure 13.




Figure 14.




Figure 15.




Figure 16.




Figure 17.

TYPICAL CHARACTERISTICS (continued)




Figure 18.




Figure 19.




Figure 20.




Figure 21.




Figure 22.




Figure 23.




Figure 24.




Figure 25.




Figure 26.

TYPICAL CHARACTERISTICS (continued)




Figure 27.




Figure 28.




Figure 29.

APPLICATION INFORMATION

Theory of Operation

The THS402x is a high-speed operational amplifier configured in a voltage feedback architecture. It is built using a 30-V, dielectrically isolated, complementary bipolar process with NPN and PNP transistors possessing f_T of several GHz. This results in an exceptionally high-performance amplifier that has a wide bandwidth, high slew rate, fast settling time, and low distortion. A simplified schematic is shown in Figure 30.





Figure 30. THS4021 Simplified Schematic

Noise Calculations and Noise Figure

Noise can cause errors on very small signals. This is especially true when amplifying small signals, where signal-to-noise ratio (SNR) is very important. The noise model for the THS402x is shown in Figure 31. This model includes all of the noise sources as follows:

- e_n = Amplifier internal voltage noise ($\text{nV}/\sqrt{\text{Hz}}$)
- $\text{IN}+$ = Noninverting current noise ($\text{pA}/\sqrt{\text{Hz}}$)
- $\text{IN}-$ = Inverting current noise ($\text{pA}/\sqrt{\text{Hz}}$)
- e_{R_X} = Thermal voltage noise associated with each resistor ($e_{R_X} = 4 \text{ kTR}_X$)



S0277-01

Figure 31. Noise Model

The total equivalent input noise density (e_{ni}) is calculated by using the following equation:

$$e_{ni} = \sqrt{(e_n)^2 + (IN+ \times R_S)^2 + (IN- \times (R_F \parallel R_G))^2 + 4kTR_S + 4kT(R_F \parallel R_G)}$$

where:

k = Boltzmann's constant = 1.380658×10^{-23}

T = Temperature in degrees Kelvin ($273 + ^\circ\text{C}$)

$R_F \parallel R_G$ = Parallel resistance of R_F and R_G

To get the equivalent output noise of the amplifier, just multiply the equivalent input noise density (e_{ni}) by the overall amplifier gain (A_V).

$$e_{no} = e_{ni} A_V = e_{ni} \left(1 + \frac{R_F}{R_G} \right) \text{ (noninverting case)}$$

As the previous equations show, to keep noise at a minimum, small value resistors should be used. As the closed-loop gain is increased (by reducing R_G), the input noise is reduced considerably because of the parallel resistance term. This leads to the general conclusion that the most dominant noise sources are the source resistor (R_S) and the internal amplifier noise voltage (e_n). Because noise is summed in a root-mean-squares method, noise sources smaller than 25% of the largest noise source can be effectively ignored. This can greatly simplify the formula and make noise calculations much easier to calculate.

For more information on noise analysis, see the *Noise Analysis in Operational Amplifier Circuits* application report (SLVA043).

This brings up another noise measurement usually preferred in RF applications, the noise figure (NF). Noise figure is a measure of noise degradation caused by the amplifier. The value of the source resistance must be defined and is typically 50 Ω in RF applications.

$$NF = 10 \log \left[\frac{e_{ni}^2}{(e_{Rs})^2} \right]$$

Because the dominant noise components are generally the source resistance and the internal amplifier noise voltage, we can approximate noise figure as:

$$NF = 10 \log \left[1 + \frac{\left(e_n \right)^2 + \left(I_{N+} \times R_S \right)^2}{4 k T R_S} \right]$$

Figure 32 shows the noise figure graph for the THS402x.





Figure 32. Noise Figure vs Source Resistance

Driving a Capacitive Load

Driving capacitive loads with high-performance amplifiers is not a problem as long as certain precautions are taken. The first is to realize that the THS402x has been internally compensated to maximize its bandwidth and slew-rate performance. When the amplifier is compensated in this manner, capacitive loading directly on the output decreases the device phase margin, leading to high-frequency ringing or oscillations. Therefore, for capacitive loads of greater than 10 pF, it is recommended that a resistor be placed in series with the output of the amplifier, as shown in [Figure 33](#). A minimum value of 20 Ω should work well for most applications. For example, in 75- Ω transmission systems, setting the series resistor value to 75 Ω both isolates any capacitance loading and provides the proper line impedance matching at the source end.




S0278-01

Figure 33. Driving a Capacitive Load

Offset Nulling

The THS402x has very low input offset voltage for a high-speed amplifier. However, if additional correction is required, an offset nulling function has been provided on the THS4021. The input offset can be adjusted by placing a potentiometer between terminals 1 and 8 of the device and tying the wiper to the negative supply. This is shown in [Figure 34](#).




S0279-01

Figure 34. Offset Nulling Schematic

Offset Voltage

The output offset voltage (V_{OO}) is the sum of the input offset voltage (V_{IO}) and both input bias currents (I_{IB}) times the corresponding gains. The schematic and formula of Figure 35 can be used to calculate the output offset voltage.




$$V_{OS} = (\pm V_{IO} \pm I_{IB+} \times R_S) \left(1 + \frac{R_F}{R_G} \right) \pm I_{IB-} \times R_F$$

S0280-01

Figure 35. Output Offset Voltage Model

General Configurations

When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often required. The simplest way to accomplish this is to place an RC filter at the noninverting terminal of the amplifier (see Figure 36).



$$f_{-3dB} = \frac{1}{2\pi R1 C1}$$

$$\frac{V_O}{V_I} = \left(1 + \frac{R_F}{R_G} \right) \left(\frac{1}{1 + sR1C1} \right)$$

S0281-01

Figure 36. Single-Pole Low-Pass Filter

Circuit Layout Considerations

To achieve the levels of high-frequency performance of the THS402x, follow proper printed-circuit board high-frequency design techniques. A general set of guidelines is given as follows. In addition, a THS402x evaluation board is available to use as a guide for layout or for evaluating the device performance.


- **Ground planes**—It is highly recommended that a ground plane be used on the board to provide all components with a low-inductance ground connection. However, in the areas of the amplifier inputs and output, the ground plane can be removed to minimize the stray capacitance.
- **Proper power-supply decoupling**—Use a 6.8- μ F tantalum capacitor in parallel with a 0.1- μ F ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1- μ F ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1- μ F capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. The designer should strive for distances of less than 0.1 inch (2.54 mm) between the device power terminals and the ceramic capacitors.
- **Sockets**—Sockets are not recommended for high-speed operational amplifiers. The additional lead inductance in the socket pins often produces stability problems. Surface-mount packages soldered directly to the PCB is the best implementation.
- **Short trace runs/compact part placements**—Optimum high-frequency performance is achieved when stray series inductance has been minimized. To realize this, the circuit layout should be made as compact as possible, thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting input of the amplifier. Its length should be kept as short as possible. This helps to minimize stray capacitance at the input of the amplifier.
- **Surface-mount passive components**—Using surface-mount passive components is recommended for high-frequency amplifier circuits for several reasons. First, because of the extremely low lead inductance of surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small size of surface-mount components naturally leads to a more compact layout, thereby minimizing both stray inductance and capacitance. If leaded components are used, it is recommended that the lead lengths be kept as short as possible.

General Thermal Pad Design Considerations

The THS402x is available packaged in a thermally-enhanced DGN package, which is a member of the PowerPAD family of packages. This package is constructed using a downset leadframe upon which the die is mounted [see Figure 37(a) and Figure 37(b)]. This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package [see Figure 37(c)]. Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad.

The PowerPAD package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat dissipating device.

The PowerPAD package represents a design breakthrough, combining the small area and ease of the surface mount assembly method to eliminate the previously difficult mechanical methods of heatsinking.



NOTE: The thermal pad is electrically isolated from all terminals in the package.

Figure 37. Views of Thermally Enhanced DGN Package

Although there are many ways to heatsink this device properly, the following steps illustrate the recommended approach.




Figure 38. Thermal Pad PCB Etch and Via Pattern

1. Prepare the PCB with a top side etch pattern as shown in Figure 38. There should be etch for the leads as well as etch for the thermal pad.
2. Place five holes in the area of the thermal pad. These holes should be 13 mils (0.33 mm) in diameter. Keep them small so that solder wicking through the holes is not a problem during reflow.
3. Additional vias may be placed anywhere along the thermal plane outside of the thermal pad area. These vias help dissipate the heat generated by the THS402xDGN IC. These additional vias may be larger than the 13-mil (0.33-mm) diameter vias directly under the thermal pad. They can be larger because they are not in the thermal pad area to be soldered, so wicking is not a problem.
4. Connect all holes to the internal ground plane.
5. When connecting these holes to the ground plane, do not use the typical web or spoke via connection methodology. Web connections have a high thermal resistance connection that is useful for slowing the heat transfer during soldering operations. This makes the soldering of vias that have plane connections easier. In this application, however, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the THS402xDGN package should connect to the internal ground plane with a complete connection around the entire circumference of the plated-through hole.
6. The top-side solder mask should leave the terminals of the package and the thermal pad area with its five holes exposed. The bottom-side solder mask should cover the five holes of the thermal pad area. This prevents solder from being pulled away from the thermal pad area during the reflow process.

7. Apply solder paste to the exposed thermal pad area and all of the IC terminals.
8. With these preparatory steps in place, the THS402xDGN IC is simply placed in position and run through the solder reflow operation as any standard surface-mount component. This results in a part that is properly installed.

The actual thermal performance achieved with the THS402xDGN in its PowerPAD package depends on the application. In the example above, if the size of the internal ground plane is approximately 3 inches × 3 inches (7.62 cm × 7.62 cm), then the expected thermal coefficient, θ_{JA} , is about 58.4°C/W. For comparison, the non-PowerPAD version of the THS402x IC (SOIC) is shown. For a given θ_{JA} , the maximum power dissipation is shown in Figure 39 and is calculated by the following formula:

$$P_D = \left(\frac{T_{MAX} - T_A}{\theta_{JA}} \right)$$

where:

P_D = Maximum power dissipation of THS402x IC (watts)


T_{MAX} = Absolute maximum junction temperature (150°C)

T_A = Free-ambient air temperature (°C)

$\theta_{JA} = \theta_{JC} + \theta_{CA}$

θ_{JC} = Thermal coefficient from junction to case

θ_{CA} = Thermal coefficient from case to ambient air (°C/W)



NOTE: Results are with no air flow and PCB size = 3 in. × 3 in. (7.62 cm × 7.62 cm).

Figure 39. Maximum Power Dissipation vs Free-Air Temperature

More-complete details of the thermal pad installation process and thermal management techniques can be found in the *PowerPAD Thermally Enhanced Package* application report ([SLMA002](#)).

The next consideration is the package constraints. The two sources of heat within an amplifier are quiescent power and output power. The designer should never forget about the quiescent heat generated within the device, especially with multi-amplifier devices. Because these devices have linear output stages (Class A-B), most of the heat dissipation is at low output voltages with high output currents. Figure 40 through Figure 43 show this effect, along with the quiescent heat, with an ambient air temperature of 50°C. Obviously, as the ambient temperature increases, the limit lines shown drop accordingly. The area under each respective limit line is considered the safe operating area. Any condition above this line exceeds the amplifier limits and failure may result. When using $V_{CC} = \pm 5\text{ V}$, there is generally not a heat problem, even with SOIC packages. But, when using $V_{CC} = \pm 15\text{ V}$, the SOIC package is severely limited in the amount of heat it can dissipate. The other key factor when looking at these graphs is how the devices are mounted on the PCB. The PowerPAD devices are extremely useful for heat dissipation. But the device should always be soldered to a copper plane to use fully the heat dissipation properties of the thermal pad. The SOIC package, on the other hand, is highly dependent on how it is mounted on the PCB. As more trace and copper area is placed around the device, θ_{JA} decreases and the heat dissipation capability increases. The currents and voltages shown in these graphs are for the total package. For the dual-amplifier package (THS4022), the sum of the RMS output currents and voltages should be used to choose the proper package. The graphs shown assume that both amplifier outputs are identical.




Figure 40.




Figure 41.




Figure 42.





Figure 43.

Evaluation Board

Evaluation boards are available for the THS4021 (literature number [SLOP129](#)) and THS4022 (literature number [SLOP231](#)). These boards have been configured for very low parasitic capacitance in order to realize the full performance of the amplifier. A schematic of the THS4021 evaluation board is shown in [Figure 44](#). The circuitry has been designed so that the amplifier may be used in either an inverting or noninverting configuration. For more information, see the *THS4021 High-Speed Operational Amplifier Evaluation Module* user's guide ([SLOU063](#)) or the *THS4022 Dual High-Speed Operational Amplifier Evaluation Module* user's guide ([SLOU064](#)). To order the evaluation board, contact your local TI sales office or distributor or visit the Texas Instruments Web site at www.ti.com.



S0282-01

Figure 44. THS4021 Evaluation Board

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
THS4021CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	4021C	Samples
THS4021CDGN	ACTIVE	HVSSOP	DGN	8	80	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	ACK	Samples
THS4021CDGNG4	ACTIVE	HVSSOP	DGN	8	80	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	ACK	Samples
THS4021CDGNR	ACTIVE	HVSSOP	DGN	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	ACK	Samples
THS4021ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	4021I	Samples
THS4021IDGN	ACTIVE	HVSSOP	DGN	8	80	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACL	Samples
THS4021IDGNR	ACTIVE	HVSSOP	DGN	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACL	Samples
THS4021IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	4021I	Samples
THS4022CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	4022C	Samples
THS4022CDGN	ACTIVE	HVSSOP	DGN	8	80	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	ACA	Samples
THS4022CDGNG4	ACTIVE	HVSSOP	DGN	8	80	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	ACA	Samples
THS4022CDGNR	ACTIVE	HVSSOP	DGN	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	ACA	Samples
THS4022ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	4022I	Samples
THS4022IDGN	ACTIVE	HVSSOP	DGN	8	80	Green (RoHS & no Sb/Br)	Call TI NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACB	Samples
THS4022IDGNR	ACTIVE	HVSSOP	DGN	8	2500	Green (RoHS & no Sb/Br)	Call TI NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACB	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of ≤ 1000 ppm threshold. Antimony trioxide based flame retardants must also meet the ≤ 1000 ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THS4021CDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4021IDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4021IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THS4022CDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4022IDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
THS4021CDGNR	HVSSOP	DGN	8	2500	358.0	335.0	35.0
THS4021IDGNR	HVSSOP	DGN	8	2500	358.0	335.0	35.0
THS4021IDR	SOIC	D	8	2500	350.0	350.0	43.0
THS4022CDGNR	HVSSOP	DGN	8	2500	350.0	350.0	43.0
THS4022IDGNR	HVSSOP	DGN	8	2500	350.0	350.0	43.0




D0008A

PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X


4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.



DGN (S-PDSO-G8)

PowerPAD™ PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <<http://www.ti.com>>.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - F. Falls within JEDEC MO-187 variation AA-T

PowerPAD is a trademark of Texas Instruments.



4225481/A 11/2019

NOTES:

PowerPAD is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.

EXAMPLE BOARD LAYOUT


DGN0008D

PowerPAD™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 15X



SOLDER MASK DETAILS

4225481/A 11/2019


NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.

DGN0008D

PowerPAD™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE

EXPOSED PAD 9:
100% PRINTED SOLDER COVERAGE BY AREA
SCALE: 15X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	1.76 X 2.11
0.125	1.57 X 1.89 (SHOWN)
0.15	1.43 X 1.73
0.175	1.33 X 1.60

4225481/A 11/2019

NOTES: (continued)

10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
11. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated